[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [microblaze-uclinux] CS8900 10Mb Ethernet
Hi Johan,
It's good to hear that your are back in business ...
On Mon, 2004-03-22 at 18:05, johan@itee.uq.edu.au wrote:
> Hi Aurash,
>
> Sorry about the delay, it took a while to get back... (including one week on a
> beach in Thailand)
>
lucky you....
> Sounds like you're doing fine without my core at the moment, but you are free
> to try it if you want to (ie have the time). I've attached a zip file
> including the core and the ISA GPIO.
>
I'll take a look in this weekend I'll let you know about anything weird
> Sounds like a fun idea to connect a soundblaster or a VGA adapter... Good
> luck.. =) Unfortunately I don't have any hardware to play with at all right
> now, but have to rely on you guys..
we can arrange some hardware for you in a month hopefully - my new board
is nearly done - I've tested the sdram (16Mb) and it works fine and I'm
working on cs8900 this week, and the CF (compact flash) in about 4
weeks if everything is going as planed I'll have some boards available.
>
> Yes, I have simulated the bridge and it clearly speaks the ISA spec.
>
by the way if you can send me some specs for ISA it will be much better
(if you have them handy)I have remember the old times when ISA was
"leading edge technology"
> /johan
>
>
> Quoting Aurelian Lazarut <aurelian.lazarut@ntlworld.ie>:
>
> > Hi Johan
> >
> > I just finished a tiny board with cs8900 to see how it goes, my
> > connections with the FPGA are much less than the ISA bus, I was trying
> > to keep the pin count to a minimum
> >
> > a short list of signals:
> >
> > DATA[0:15] data lines bidirectional
> > ADDRESS[1:3] only 3 lines - without ADDRESS[0] which is not used in 16
> > bit transfer mode
> > AEN address latch enable (used as chip select, will register the address
> > internally on falling edge so basically will be used as ALE and CSn)
> > IOW, IOR read and write signals
> > INTRq interrupt signal
> >
> > that's all
> > the unused address lines are connected to GND, with 2 exceptions the
> > AD[8] and AD[9] which simulate the address 0x300h to always match the
> > default address for the CS8900 (basically is hardwired in the 0x300
> > address range)
> >
> > the bottom line is that I don't need a bridge for this but I'm still
> > interested in your IP
> >
> > On Tue, 2004-03-09 at 22:18, johan@itee.uq.edu.au wrote:
> > > Hi Aurash,
> > >
> > > I am the one who have developed the IP interfacing a cs8900. It is in fact
> > a
> > > bus bridge between OPB and ISA. It works as it should as far as I know.
> > > Unfortunately the CS8900 chip didn't arrive before I left Australia (I'm on
> > my
> > > way back to Sweden). I made some other tests though, I made an on-chip ISA
> > GPIO
> > > that had the same functionality as the OPB GPIO (but much more simplified),
> > and
> > > it seemed to work fine.
> > >
> >
> > what about a test bench for simulation the behavior?
> >
> > > John has the core, and so do I. But I can't give it to you before I'm back
> > in
> > > Sweden. Is this something that would be of interest for you? I can give you
> >
> > > some support on the core when I'm back home. I am also very interested in
> > > learning about bugs that you might find.
> > >
> > I can try to simulate the bridge by putting together a test bench.
> >
> > I was thinking that we can attach an old VGA card or even a sound
> > blaster ? (maybe I got carried away a bit)
> >
> >
> > > Cheers
> > > Johan
> > >
> > >
> > Aurash
> > >
> > > Quoting Aurelian Lazarut <aurelian.lazarut@ntlworld.ie>:
> > >
> > > > Hi John,
> > > >
> > > > I know from a previous post that somebody there in Queensland is working
> > > > on a design with CS8900 ethernet chip (a student if I remember
> > > > correctly) can you tell me in which stage is the project (if it started)
> > > > I've designed already a board with cs8900 (16 bit I/O mode) to be
> > > > connected with a spartan3 board (the PCB only) and I'll start to make an
> > > > IP to connect the chip to the OPB bus
> > > > maybe we can share some info regarding this to avoid duplication here
> > > > ;-)
> > > > to be honest I'm more concerned by the sw driver,in the hw land I'm more
> > > > confident of positive results -
> > > >
> > > >
> > > > Cheers,
> > > > Aurash
> > > >
> > > >
> > > > ___________________________
> > > > microblaze-uclinux mailing list
> > > > microblaze-uclinux@itee.uq.edu.au
> > > > Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
> > > > Mailing List Archive :
> > > > http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/
> > > >
> > >
> > >
> > > ___________________________
> > > microblaze-uclinux mailing list
> > > microblaze-uclinux@itee.uq.edu.au
> > > Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
> > > Mailing List Archive :
> > http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/
> > >
> >
> > ___________________________
> > microblaze-uclinux mailing list
> > microblaze-uclinux@itee.uq.edu.au
> > Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
> > Mailing List Archive :
> > http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/
> >
>
>
___________________________
microblaze-uclinux mailing list
microblaze-uclinux@itee.uq.edu.au
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/