Re: [microblaze-uclinux] Porting help

[John Williams <jwilliams@xxxxxxxxxxxxxx>]

Hi Richard,

Richard Klosinski wrote:
> Im trying to port a mbvanilla design to Spartan 3. I have done the following:
> 
> 1)Remove all the hardware in the mbvanilla Xilinx design that is not on my target. This included flash and emac.
> 
> 2)Rebuild uclinux, and got it to work.
> 
> 3)Took the working Xilinx design, changed out the memory component to match the type of memory I will be using (4Mx16 sram).
> 
> 4)Tested the sram and platform to verify it works.
> 
> 5)Modified and rebuilt uclinux, change memory size in the .ld file, CONFIG_CPU_CLOCK to 50000000.
> 
> 6)Tried new platform, and got this on my terminal screen.
> 
>  Coooo    ssssaaaannnnRRRRtttttttnccccaa aallll:::::::itttt    aaaaoooo.......

Wierd.  A baud rate / UART problem maybe?  Have you adjusted C_CLK_FREQ 
parameter on the uartlite core(s) in MHS file to match actual system 
clock freq??

With your new platform, have you verified that the uart is working 
properly, with a simple bare-metal microblaze program (e.g. the 
mb-uclinux bootloader)?

Probably unrelated, but have you changed ERAM_SIZE in 
include/asm-microblaze/mbvanilla.h (or your new platform equivalent?)

> 7)Remove the hardware divide, and barrel shifter from the Xilinx and uclinux design.

What about HW multiplier - default uClinux config assumes it exists.

What about caches - I and D?  Ensure cacheable range(s) in MHS file 
match physical RAM.  Might just be safer to disable them in the uClinux 
kernel config until you get it going.

John
___________________________
microblaze-uclinux mailing list
microblaze-uclinux@itee.uq.edu.au
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/