Re: [microblaze-uclinux] Xilinx ethernet mac and LXT971a

[Aurash <aurelian.lazarut@xxxxxxxxxxx>]

Finn,
what the other end is saying (the switch or network card) 10Mb? 100Mb? 
link down?
the PHY should negotiate the link without the MAC (I think is in auto 
negotiate by default after power on) try to see if it will negotiate a 
link without configuring the  fpga (but make sure you are not holding 
the reset pin on PHY) this test will tell you if the phy is working ok 
and you'll isolate the problem

Aurash


Finn S. Nielsen wrote:

> Hi all,
>
> I'm using the Intel LXT971A 10/100 ethernet PHY with the xilinx emac 
> core. I'm wondering / having some trouble:
>
> 1. What MDIO clock rate does the Xilinx OPB Ethernet Media Access 
> Controller (EMAC) (v1.01a) use. I don't seem to find any info on this.
> 2. It seems that driver creates some strange side effect  when 
> communicating with (polling) this phy.
>    After the ethernet mac is reset, in xemac_phy.c, the link 
> indication LED turns off.
> 3. Sometimes networking works and sometimes not (mostly not)
> 4. After the link LED turns off,  MII management register 4 suddenly 
> contains 0x0101,
>    which means that the phy thinks that it cannot run 10 mbps 
> half/full duplex nor 100 Mbps half duplex.
> 5. Pulling out the ethernet plug sometimes causes the link and 
> activity LED's to count in a binary pattern at the rate of the 
> phy_poll timer function.
>
> Does any one have any experience with the LXT971a ?
>
> Regards,
>
> Finn Nielsen
> Denmark
> ___________________________
> microblaze-uclinux mailing list
> microblaze-uclinux@itee.uq.edu.au
> Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
> Mailing List Archive : 
> http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/
>
>


___________________________
microblaze-uclinux mailing list
microblaze-uclinux@itee.uq.edu.au
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/