[microblaze-uclinux] Microblaze slices and BRAMs optimization with uclinux

[Claudio Lanconelli <lanconelli.claudio@xxxxxxxxx>]

Hi,
I need to save some slices and BRAMs to fit my uclinux project into a 
Spartan3 XC3S400.
Disabling the ICACHE and DCACHE saves both slices and BRAMs but have a 
strong impact on the performaces,
so I'm trying other ways.

1)
Looking at the design report I noticed that the opb_timer takes about 
260 slices and seems that uclinux uses only one
timer, is it true? Can I configure the opb_timer with only one 32bit 
timer (C_ONE_TIMER_ONLY=1)?

2)
Xapp482 uses a custom opb_bram_controller to use only 2K of BRAM, is it 
compatible with uclinux? Does uclinux-auto depends on the 
lmb_bram_controller in any ways?

Thanks in advance,
Claudio Lanconelli
___________________________
microblaze-uclinux mailing list
microblaze-uclinux@itee.uq.edu.au
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/