Re: [microblaze-uclinux] multiple microblaze processors

[Matthew Rubenstein <email@xxxxxxxxxxxx>]

	Solving multiprocessing problems on a single FPGA with techniques
unavailable to fixed-configuration HW CPUs is a compelling avenue of
research for this platform. Please keep us posted with results.


On Mon, 2005-12-05 at 18:04 -0800, Paul Hartke wrote:
> I've done this on the XUPV2P board which has the same FPGA as the ml310.
> 
> One issue to be aware of is that most boards only have one external memory
> from which to execute from and Microblaze uclinux doesn't support SMP
> and/or cache coherence.  A way to handle that is to statically partition
> the external memory using the main_memory_{start, size} attributes in the
> uclinux EDK os configuration tab.  Data can be passed between the two MBs
> via FSL.
> 
> Actually sharing a memory region using mmap or the like is something I'd
> like to look into but haven't gotten around to it yet.
> 
> Paul
> 
> Quoting elynum@xxxxxxx:
> > Hello all,
> >
> > I have a ml310 board, which has virtex 2 pro, v2p30.  Now is it possible
> > for me to have several microblaze processors running?  Has anyone had
> > multiple microblaze processors running and if so what are the tips and
> > tricks for doing something like that.
> >
> > Thanks,
> >
> >
> ___________________________
> microblaze-uclinux mailing list
> microblaze-uclinux@xxxxxxxxxxxxxx
> Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
> Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/
> 
-- 

(C) Matthew Rubenstein

___________________________
microblaze-uclinux mailing list
microblaze-uclinux@xxxxxxxxxxxxxx
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/