[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [microblaze-uclinux] SMSC 91c111 with microblaze over EMC
hi
I'm using the async (ISA) 16 mode. It works ok. The hardest part for me
was handling the byte enables to the OPB bus correctly. Also xmd (edk
6.3) does not do 16 bit reads/writes. It does them by multiple 8 bit
reads/writes so this makes for some confusion. Also there's the fact
that the smc is a little endian and the OPB is a big endian device. (I
handle that at the assignment of the pins.)
Do you speak verilog?
On Thu, 2006-01-05 at 03:48, Matthias Heise wrote:
> Hi George,
> I'd like to use a direct (async) interface, if possible 32 bit (I heard
> about problems with the 32bit mode)
> Matthias
>
> George Smith schrieb:
>
> > I'm using the 91C111 on several of my devices. Which interface mode are
> >you using? ISA (async) 16 or VESA (sync) 32 or the direct 32 mode?
> >
> >gesmith
> >On Wed, 2006-01-04 at 04:39, Matthias Heise wrote:
> >
> >
> >>Hi ,
> >>I connected the smsc macphy chip over emc to my microblaze system and
> >>can write out addresses and data on the correct lines (tested them all
> >>with oszilloscope :-( ) . Then I try to write and read the registers
> >>just as described in the smsc application note 9.6. But obviously the
> >>data isn't taken in by the chip as I only read the same values, no
> >>matter what I write. There is activity on the read and write enables. A
> >>classic would be the reset line, can anyone confirm that it is (most
> >>unusual) high-active ? I couldn't find any information saying that it is
> >>low though. Anyway I'm stuck. Any helpful ideas ?
> >>Thank you,
> >>
> >>
--
George Smith
VP Engineering
Linear Acoustic, Inc
___________________________
microblaze-uclinux mailing list
microblaze-uclinux@xxxxxxxxxxxxxx
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/