From: "Steve Spano" <steve@xxxxxxxxxxxxx>
Reply-To: microblaze-uclinux@xxxxxxxxxxxxxx
To: <microblaze-uclinux@xxxxxxxxxxxxxx>
Subject: RE: [microblaze-uclinux] DDR + XUP problem
Date: Wed, 8 Feb 2006 22:13:53 -0500
Wen,
What board are you using?
Are you sure you can pass the low-level read/write pattern test
(should
be automatically generated by EDK) on the DDR?
Sounds like timing is not quite right on DDR bus. The linux kernel my
firm is using is now around 4MEG and runs from DDR (only when the
timing
is right)
Steve Spano
President, Finger Lakes Engineering
(V) 607-277-1614 x223
(F) 800-835-7164
(C) 607-342-1150
steve@xxxxxxxxxxxxx
www.fl-eng.com
-----Original Message-----
From: owner-microblaze-uclinux@xxxxxxxxxxxxxx
[mailto:owner-microblaze-uclinux@xxxxxxxxxxxxxx] On Behalf Of leo han
Sent: Wednesday, February 08, 2006 8:12 PM
To: microblaze-uclinux@xxxxxxxxxxxxxx
Subject: [microblaze-uclinux] DDR + XUP problem
I have a big C program (800KB) which must use DDR memory. I tried
to use
a
256M ddr memory with PPC and map all the sections to the DDR memory
space
except the boot and boot0. However, the program can not start
from DDR.
The
problem occurs for microblaze also.
It almost kills me:(
Could anyone have any solution? Thanks.
_________________________________________________________________
On the road to retirement? Check out MSN Life Events for advice on
how
to
get there! http://lifeevents.msn.com/category.aspx?cid=Retirement
___________________________
microblaze-uclinux mailing list
microblaze-uclinux@xxxxxxxxxxxxxx
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-
uclinux
Mailing List Archive :
http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/
___________________________
microblaze-uclinux mailing list
microblaze-uclinux@xxxxxxxxxxxxxx
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-
uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/
microblaze-uclinux/