[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [microblaze-uclinux] plb tft lcd controller
In theory yes, however the ml401 Microblaze reference design uses a plb_ddr
instead: http://www.xilinx.com/products/boards/ml401/reference_designs.htm
Just another data point. I haven't directly worked with either
configuration. Both should work.
Paul
Quoting leo han <wenwenti@xxxxxxxxxxx>:
> If I attach DDR to the opb bus, can I use tft_cntrl to read data from the
> DDR memory with plb2opb bridge? Thanks.
>
> >From: Paul Hartke <phartke@xxxxxxxxxxxx>
> >Reply-To: microblaze-uclinux@xxxxxxxxxxxxxx
> >To: microblaze-uclinux@xxxxxxxxxxxxxx, leo han <wenwenti@xxxxxxxxxxx>
> >CC: microblaze-uclinux@xxxxxxxxxxxxxx
> >Subject: Re: [microblaze-uclinux] plb tft lcd controller
> >Date: Tue, 21 Feb 2006 19:46:35 -0800
> >
> >DCR is used to as the control port for the plb_tft core. If you need to
> >modify any of the control registers from their defaults--such as the
> >framebuffer base address--then you need to hook this up to the
> processor.
> >
> >Same as your PPC based design.
> >
> >Paul
> >
> >Quoting leo han <wenwenti@xxxxxxxxxxx>:
> > > Hi Paul,
> > >
> > > I am not sure I understand what you said. So you mean we should have
> the
> > > DDR
> > > connected to plb bus. And the tft reads data from DDR through plb
> bus,
> > > while
> > > the MicroBlaze reads/write data from/to memory through opb2plb
> bridge.
> >Is
> > > that right?
> > > Our current solution is DDR on opb bus. The tft reads the DDR through
> > > plb2opb bridge. And we do not have the opb2dcr bridge.
> > >
> > > Thanks.
> > >
> > >
> > > >From: "leo han" <wenwenti@xxxxxxxxxxx>
> > > >Reply-To: microblaze-uclinux@xxxxxxxxxxxxxx
> > > >To: microblaze-uclinux@xxxxxxxxxxxxxx
> > > >Subject: Re: [microblaze-uclinux] plb tft lcd controller
> > > >Date: Mon, 20 Feb 2006 20:44:48 -0800
> > > >
> > > >Yes. I am using the microblaze with tft. It has the opb2plb bridge.
> But
> > > I
> > > >don't instatiate the opb2dcr bridge. Actually, this tft works well
> if I
> > > use
> > > >powerpc. I will try the opb2dcr bridge. Thanks.
> > > >
> > > >>From: Paul Hartke <phartke@xxxxxxxxxxxx>
> > > >>Reply-To: microblaze-uclinux@xxxxxxxxxxxxxx
> > > >>To: microblaze-uclinux@xxxxxxxxxxxxxx, leo han
> <wenwenti@xxxxxxxxxxx>
> > > >>CC: microblaze-uclinux@xxxxxxxxxxxxxx
> > > >>Subject: Re: [microblaze-uclinux] plb tft lcd controller
> > > >>Date: Sat, 18 Feb 2006 08:01:11 -0800
> > > >>
> > > >>Did you associate the tft_ref driver with the hardware
> > > plb_tft_cntrl_ref
> > > >>pcore? Otherwise EDK won't know to compile the software drivers
> for
> > > the
> > > >>pcore.
> > > >>
> > > >>Also, I assume you are using Microblaze. If that is the case, you
> >need
> > > >>the
> > > >>opb2plb bridge to connect the plb_tft_cntrl_ref to Microblaze.
> Also,
> > > >>you'll need an opb2dcr bridge for the control port as well.
> > > >>
> > > >>Paul
> > > >>
> > > >>Quoting leo han <wenwenti@xxxxxxxxxxx>:
> > > >> > I had a problem with the tft controller. I instantiated an
> instance
> > > of
> > > >> > the
> > > >> > controller in BSB. It includes the IP in mhs. However, I can not
> > > >>compile
> > > >> > the
> > > >> > software I downloaded from xilinx. It seems that the generated
> > > >> > xparameters.h
> > > >> > file dose not define the macros for tft.
> > > >> > Could anybody point me to any information about the tft?
> > > >> > BTW, I am using EDK7.1 and XUP board.
> > > >> >
> > > >> > Thanks.
> > > >> >
___________________________
microblaze-uclinux mailing list
microblaze-uclinux@xxxxxxxxxxxxxx
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/