[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

RE : [microblaze-uclinux] ### Free Ethernet Core - Any Interest?? ###



Dear Steve,

Did you succeed to import directly  the IP as OPB compliant under
Plateform Studio  8.1 SP2? I mean that did you directly take the IP form
opencores, connect it with your bridge and import it with the wizard
directly?

We personnaly face problem with verilog project including parameters
file inculded in a module. The Wizard hangup during the process.
According to Xilinx support this is a bug in version 8.1 that should be
fixed on next version.

The wizard works properly with VHDL project most of the time. In the
case of the Ethernet core the mdio INOUT pin can't be connected, I've
currently a Webcase open on xilinx support on that matter.


Christophe ALAYRAC
Project Manager

CRESITT INDUSTRIE
12 Rue de Blois, BP6744
45067 ORLEANS Cedex 2
Tel : 02.38.49.45.59
Fax :02.38.49.45.55
Email : christophe.alayrac@xxxxxxxxxxx 
Web : http://www.cresitt.com


<----> -----Message d'origine-----
<----> De : owner-microblaze-uclinux@xxxxxxxxxxxxxx [mailto:owner-
<----> microblaze-uclinux@xxxxxxxxxxxxxx] De la part de Steve Spano
<----> Envoyé : mercredi 19 juillet 2006 00:52
<----> À : microblaze-uclinux@xxxxxxxxxxxxxx
<----> Objet : [microblaze-uclinux] ### Free Ethernet Core - Any
Interest??
<----> ###
<----> 
<----> Hello Folks,
<----> 
<----> My engineering firm is developing several Microblaze IP cores
based
<----> on
<----> some of our own IP and some of the opencores IP.
<----> 
<----> One of the cores which we have created is an OPB to Wishbone
<----> interface.
<----> This interface supports master and slave devices allowing
Wishbone
<----> DMA/Mastering within the Microblaze.
<----> 
<----> We have created an instance of the OpenCores's 10/100 MAC and
have
<----> this
<----> now fully operational within the Microblaze.
<----> 
<----> We have also created a driver that uses the LwIP stack and the
Xilinx
<----> MicroKernel. Haven't yet made a linux driver, but this shouldn't
be
<----> any
<----> trouble using our reference code.
<----> 
<----> I am tossing this out here because I have been considering
releasing
<----> two
<----> versions of the core.
<----> 
<----> The first version would provide full-speed DMA transfers of
packets
<----> across this OPB bus. This version would be a "pay" core, but will
be
<----> significantly cheaper than any others out there.
<----> 
<----> The second version we could release is a complete free core, but
we
<----> would "slow-down" the DMA transfers somewhat within our
OPB<>WISHBONE
<----> translator.
<----> 
<----> I'm sure you will find this core smaller and faster than the
Xilinx
<----> EMACs, plus it won't "lock-up" after a time period like Xilinx's
<----> protection scheme in their Mac.
<----> 
<----> I'm happy to release the "Free From FLE" version if some folks
are
<----> interested in using and are interested in creating a Linux Driver
<----> which
<----> can be contributed back to the community.
<----> 
<----> Are there any takers?
<----> 
<----> Thanks for reading
<----> 
<----> Steve Spano, President
<----> Finger Lakes Engineering
<----> 119 South Cayuga #200
<----> Ithaca, Ny 14850
<----> (V) 607-277-1614 x223
<----> (C) 607-342-1150
<----> www.FL-ENG.com - FLE's Main Website
<----> www.FLEDEVFORUM.com - FLE's Developer Forum
<----> 
<----> 
<----> 
<----> 
<----> ___________________________
<----> microblaze-uclinux mailing list
<----> microblaze-uclinux@xxxxxxxxxxxxxx
<----> Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-
<----> uclinux
<----> Mailing List Archive :
<----> http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/



___________________________
microblaze-uclinux mailing list
microblaze-uclinux@xxxxxxxxxxxxxx
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/