[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: AW: AW: [microblaze-uclinux] Download problems (No target with id: -1)
Schleifer, Philipp, PGR2 wrote:
> I wonder if the Icache and Dcache starting address is correct:
> It is the same base Address and high adress as the DDR-SDRAM:
> Instruction Cache Base Address.....0x24000000
> Instruction Cache High Address.....0x27ffffff
> Data Cache Support.................on
> Data Cache Base Address............0x24000000
> Data Cache High Address............0x27ffffff
> I set Icache and Dcache to 16 kB each, but this
> Adress Range is the same for DDRSDRam which is 64 MB large.
> And i used this starting Address to download the Image.
That all looks correct - the cache size (16kb) is different from the cacheable
range (which should normally cover the entire off-chip memory space as you have it).
You might try disabling the caches, see if that makes a difference. You can do
this either by removing them in the MHS file and rebuilding the HW, copy the new
auto-config across, and so on. Or, you can just manually edit the
auto-config.in file inside the kernel, run "make oldconfig clean dep all" and
rebuilt it that way.
microblaze-uclinux mailing list
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/