|
Hello, I have a modified Xilinx MPMC core that interfaces to SRAM
(interface to the XPS remains the same). Each SRAM access is 4x32bit words. So
the addressing needs to be 16 byte aligned. Where would I change this memory alignment in the kernel? Or would there be a better place to do this change? Thanks, -A Bose No virus found in this outgoing message. |