[microblaze-uclinux] checksum offload with ll-Temac on ML506

[paul.oppeneer@xxxxxxxx]

Hi All,

Currently i'm working using a ML506 with xll-Temac(Petalinux).
I enabled TX and RX hardware checksum offloading in the Xilinx Platform
Studio. I also set the TxCsum and RxCsum in the xlltemac driver.

I assume checksum offloading is working because transferring over TCP/IP
won't work if i use an FPGA image build without setting these offload
features. Transferring will work when setting these offload features.

The problem is that the transferrate will not improve on using checksum
offloading in my case. The transferrate is still about 10Mbps.

Am i doing something wrong here? Is there anyone who succesfully used
checksum offloading on xlltemac and noticed a performance increase? Or is
the xilinx_lltemac driver simply not ready for it?

Thanks a lot for your help,

Kind regards,

Paul Oppeneer

___________________________
microblaze-uclinux mailing list
microblaze-uclinux@xxxxxxxxxxxxxx
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/