[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[microblaze-uclinux] LLTEMAC & MMU Kernel



Hi all,

I'm having problem with xps_ll_temac (hard). It is sending some packets, but an ordinary NIC is not receiving any packet. Deeply inspection has shown that the packets are not well formated and contains wrong CRC. Has anybody the same problem?

We are running MMU kernel (SVN 5255) on Virtex 5 (XC5VLX110T).

I'm sending some logs and a packet capture in a pcap format and txt format. There are 6 ARP packets, return address should be 10.0.0.1 not 8.6.0.1.

Any ideas?

Thanks,
Petr


...
xilinx_lltemac xilinx_lltemac.0: MAC address is now  0: a:35: 5: 5: 8
xilinx_lltemac xilinx_lltemac.0: XLlTemac: using DMA mode.
XLlTemac: Dma base address: phy: 0x84600180, virt: 0xc4008180
XLlTemac: buffer descriptor size: 32768 (0x8000)
XLlTemac: Allocating DMA descriptors with kmalloc
XLlTemac: (buffer_descriptor_init) phy: 0x90478000, virt: 0xc0478000, size: 0x8000
XTemac: PHY detected at address 1.
eth0: Dropping NETIF_F_SG since no checksum feature.
xilinx_lltemac xilinx_lltemac.0: eth0: Xilinx TEMAC at 0x81C00000 mapped to 0xC4004000, irq=4
TCP cubic registered
NET: Registered protocol family 1
NET: Registered protocol family 17
Freeing unused kernel memory: 1610k freed
...

Attachment: capture.pcap
Description: Binary data

Frames 1 to 6 of 6
Frame,Time Stamp,DA,SA,Type/Length,Data,Frame Length,Status
1	00:00:00.000000000	FF FF FF FF FF FF	00 0A 35 05 05 08	08 06	00 01 08 00 06 04 00 FF 00 0A 35 05 05 08 08 06 00 01 08 00 06 04 00 01 00 0A 35 05 05 08 0A 00 00 01 00 00 00 00 00 00 0A 00 00 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 60 AB 32 96	80	BadCRC
2	00:00:00.998937000	FF FF FF FF FF FF	00 0A 35 05 05 08	08 06	00 01 08 00 06 04 FF FF 00 0A 35 05 05 08 08 06 00 01 08 00 06 04 00 01 00 0A 35 05 05 08 0A 00 00 01 00 00 00 00 00 00 0A 00 00 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 60 AB 32 96	80	BadCRC
3	00:00:01.998920800	FF FF FF FF FF FF	00 0A 35 05 05 08	08 06	00 01 08 00 06 04 00 FF 00 0A 35 05 05 08 08 06 00 01 08 00 06 04 00 01 00 0A 35 05 05 08 0A 00 00 01 00 00 00 00 00 00 0A 00 00 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 60 AB 32 96	80	BadCRC
4	00:00:03.039072260	FF FF FF FF FF FF	00 0A 35 05 05 08	08 06	00 01 08 00 06 04 00 01 00 0A 35 05 05 08 08 06 00 01 08 00 06 04 00 01 00 0A 35 05 05 08 0A 00 00 01 00 00 00 00 00 00 0A 00 00 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 60 AB 32 96	80	BadCRC
5	00:00:04.039175480	FF FF FF FF FF FF	00 0A 35 05 05 08	08 06	00 01 08 00 06 04 00 01 00 0A 35 05 05 08 08 06 00 01 08 00 06 04 00 01 00 0A 35 05 05 08 0A 00 00 01 00 00 00 00 00 00 0A 00 00 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 60 AB 32 96	80	BadCRC
6	00:00:05.038957560	FF FF FF FF FF FF	00 0A 35 05 05 08	08 06	00 01 08 00 06 04 00 FF 00 0A 35 05 05 08 08 06 00 01 08 00 06 04 00 01 00 0A 35 05 05 08 0A 00 00 01 00 00 00 00 00 00 0A 00 00 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 60 AB 32 96	80	BadCRC
# ifconfig eth0 up
eth0: XLlTemac: Options: 0x3fa
eth0: XLlTemac: allocating interrupt 0 for dma mode tx.
eth0: XLlTemac: allocating interrupt 1 for dma mode rx.
eth0: XLlTemac: Not able to set the speed to 1000 (status: 0x7949)
eth0: XLlTemac: We renegotiated the speed to: 100
eth0: XLlTemac: speed set to 100Mb/s
eth0: XLlTemac: Send Threshold = 24, Receive Threshold = 4
eth0: XLlTemac: Send Wait bound = 254, Receive Wait bound = 254