[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[microblaze-uclinux] Boot issues on XUPV5-LX110T
I've been having all sorts of issues trying to bring up a kernel from
Michael Simek's linux-2.6-microblaze branch, using simpleImage format,
on the XUPV5-LX110T board; for now, I am attempting the noMMU version,
because I'd imagine that's simpler. Now that I've built the system with
uartlite for early printk, I get the following in my console on boot:
early_printk_console is enabled at 0x84000000
Ramdisk addr 0x00000fff, Compiled-in FDT at 0x10ae1300
<board hangs here.>
If I then read the _log_buf contents with the debugger and decode with
http://home2.paulschou.net/tools/xlate/ , I get the following:
<5>[ 0.000000] Linux version 2.6.30-00025-g7368484 (dana@EliteBook)
(gcc version 4.1.2) #4 Mon Aug 24 14:01:34 PDT 2009
<6>[ 0.000000] setup_cpuinfo: initialising
<6>[ 0.000000] setup_cpuinfo: Using full CPU PVR support
<6>[ 0.000000] setup_memory: Main mem: 0x10000000-0x20000000, size
0x10000000
<6>[ 0.000000] setup_memory: kernel addr=0x10800000-0x10bea000
size=0x003ea000
<6>[ 0.000000] setup_memory: max_mapnr: 0x10000
<6>[ 0.000000] setup_memory: min_low_pfn: 0x10000
<6>[ 0.000000] setup_memory: max_low_pfn: 0x20000
<7>[ 0.000000] On node 0 totalpages: 65536
<7>[ 0.000000] free_area_init_node: node 0, pgdat 10bb64cc,
node_mem_map 10000000
<7>[ 0.000000] Normal zone: 512 pages used for memmap
<7>[ 0.000000] Normal zone: 0 pages reserved
<7>[ 0.000000] Normal zone: 65024 pages, LIFO batch:0
<4>[ 0.000000] Built 1 zonelists in Zone order, mobility grouping on.
Total pages: 65024
<5>[ 0.000000] Kernel command line: console=ttyUL0
<6>[ 0.000000] NR_IRQS:32
<6>[ 0.000000] ERROR: Mismatch in kind-of-intr param
<6>[ 0.000000] xlnx,xps-intc-1.00.a #0 at 0x81800000, num_irq=9,
edge=0xb0001080
<4>[ 0.000000] PID hash table entries: 1024 (order: 10, 4096 bytes)
<6>[ 0.000000] xlnx,xps-timer-1.00.a #0 at 0x83c00000, irq=0
<5>[ 0.000000] Heartbeat GPIO at 0x81400000
<6>[ 0.000000] microblaze_timer_set_mode: shutdown
<6>[ 0.000000] microblaze_timer_set_mode: periodic
<6>[ 0.008000] Dentry cache hash table entries: 32768 (order: 5,
131072 bytes)
<6>[ 0.068000] Inode-cache hash table entries: 16384 (order: 4, 65536
bytes)
<6>[ 0.838000] Memory: 255876k/262144k available
<3>[ 0.860000] kfree_debugcheck: out of range ptr 1f8016c4h.
<4>[ 0.860000] BUG: failure at mm/slab.c:2855/kfree_debugcheck()!
<0>[ 0.860000] Kernel panic - not syncing: BUG!
<0>[ 0.860000] Rebooting in 120 seconds..
I've run into this same issue before, when manually loading the dtb file
into memory and storing the address in R7. Is the odd memory address
(kernel starts at 0x1080_0000) the cause of this, perhaps?
I've also had a huge number of compilation issues with Petalinux from
SVN... tons of missing symbols ("oobblock" in mtdutils, should be
"writesize"), implicitly declared functions (see attached log), and
missing include statements (such as stdlib).
I seem to be having more trouble than I had expected, when trying to
bring this board up. Am I just unlucky, or am I doing something wrong?
Thank you in advance for any help you can give.
/*
* Device Tree Generator version: 1.1
*
* (C) Copyright 2007-2008 Xilinx, Inc.
* (C) Copyright 2007-2009 Michal Simek
*
* Michal SIMEK <monstr@xxxxxxxxx>
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 10.1.03 EDK_K_SP3.6
*
* XPS project directory: Xilinx-XUPV5_LX110T-ll_temac-sgdma-MMU-edk101
*/
/dts-v1/;
/ {
#address-cells = <1>;
#size-cells = <1>;
compatible = "xlnx,microblaze";
model = "testing";
DDR2_SDRAM: memory@10000000 {
device_type = "memory";
reg = < 0x10000000 0x10000000 >;
} ;
chosen {
bootargs = "console=ttyUL0";
linux,stdout-path = "/plb@0/serial@84000000";
} ;
cpus {
#address-cells = <1>;
#cpus = <0x1>;
#size-cells = <0>;
microblaze_0: cpu@0 {
clock-frequency = <125000000>;
compatible = "xlnx,microblaze-7.10.d";
d-cache-baseaddr = <0x10000000>;
d-cache-highaddr = <0x1fffffff>;
d-cache-line-size = <0x10>;
d-cache-size = <0x2000>;
device_type = "cpu";
i-cache-baseaddr = <0x10000000>;
i-cache-highaddr = <0x1fffffff>;
i-cache-line-size = <0x10>;
i-cache-size = <0x2000>;
model = "microblaze,7.10.d";
reg = <0>;
timebase-frequency = <125000000>;
xlnx,addr-tag-bits = <0xf>;
xlnx,allow-dcache-wr = <0x1>;
xlnx,allow-icache-wr = <0x1>;
xlnx,area-optimized = <0x0>;
xlnx,cache-byte-size = <0x2000>;
xlnx,d-lmb = <0x1>;
xlnx,d-opb = <0x0>;
xlnx,d-plb = <0x1>;
xlnx,data-size = <0x20>;
xlnx,dcache-addr-tag = <0xf>;
xlnx,dcache-always-used = <0x1>;
xlnx,dcache-byte-size = <0x2000>;
xlnx,dcache-line-len = <0x4>;
xlnx,dcache-use-fsl = <0x1>;
xlnx,debug-enabled = <0x1>;
xlnx,div-zero-exception = <0x1>;
xlnx,dopb-bus-exception = <0x0>;
xlnx,dynamic-bus-sizing = <0x1>;
xlnx,edge-is-positive = <0x1>;
xlnx,family = "virtex5";
xlnx,fpu-exception = <0x1>;
xlnx,fsl-data-size = <0x20>;
xlnx,fsl-exception = <0x0>;
xlnx,fsl-links = <0x1>;
xlnx,i-lmb = <0x1>;
xlnx,i-opb = <0x0>;
xlnx,i-plb = <0x1>;
xlnx,icache-always-used = <0x1>;
xlnx,icache-line-len = <0x4>;
xlnx,icache-use-fsl = <0x1>;
xlnx,ill-opcode-exception = <0x1>;
xlnx,instance = "microblaze_0";
xlnx,interconnect = <0x1>;
xlnx,interrupt-is-edge = <0x0>;
xlnx,iopb-bus-exception = <0x0>;
xlnx,mmu-dtlb-size = <0x4>;
xlnx,mmu-itlb-size = <0x2>;
xlnx,mmu-tlb-access = <0x3>;
xlnx,mmu-zones = <0x10>;
xlnx,number-of-pc-brk = <0x1>;
xlnx,number-of-rd-addr-brk = <0x0>;
xlnx,number-of-wr-addr-brk = <0x0>;
xlnx,opcode-0x0-illegal = <0x1>;
xlnx,pvr = <0x2>;
xlnx,pvr-user1 = <0x0>;
xlnx,pvr-user2 = <0x0>;
xlnx,reset-msr = <0x0>;
xlnx,sco = <0x0>;
xlnx,unaligned-exceptions = <0x1>;
xlnx,use-barrel = <0x1>;
xlnx,use-dcache = <0x1>;
xlnx,use-div = <0x1>;
xlnx,use-ext-brk = <0x1>;
xlnx,use-ext-nm-brk = <0x1>;
xlnx,use-extended-fsl-instr = <0x0>;
xlnx,use-fpu = <0x2>;
xlnx,use-hw-mul = <0x2>;
xlnx,use-icache = <0x1>;
xlnx,use-interrupt = <0x1>;
xlnx,use-mmu = <0x3>;
xlnx,use-msr-instr = <0x1>;
xlnx,use-pcmp-instr = <0x1>;
} ;
} ;
mb_plb: plb@0 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "xlnx,plb-v46-1.03.a", "simple-bus";
ranges ;
FLASH: flash@20000000 {
bank-width = <2>;
compatible = "xlnx,xps-mch-emc-2.00.a", "cfi-flash";
reg = < 0x20000000 0x2000000 >;
xlnx,family = "virtex5";
xlnx,include-datawidth-matching-0 = <0x1>;
xlnx,include-datawidth-matching-1 = <0x0>;
xlnx,include-datawidth-matching-2 = <0x0>;
xlnx,include-datawidth-matching-3 = <0x0>;
xlnx,include-negedge-ioregs = <0x0>;
xlnx,include-plb-ipif = <0x1>;
xlnx,include-wrbuf = <0x1>;
xlnx,max-mem-width = <0x10>;
xlnx,mch-native-dwidth = <0x20>;
xlnx,mch-plb-clk-period-ps = <0x1f40>;
xlnx,mch-splb-awidth = <0x20>;
xlnx,mch0-accessbuf-depth = <0x10>;
xlnx,mch0-protocol = <0x0>;
xlnx,mch0-rddatabuf-depth = <0x10>;
xlnx,mch1-accessbuf-depth = <0x10>;
xlnx,mch1-protocol = <0x0>;
xlnx,mch1-rddatabuf-depth = <0x10>;
xlnx,mch2-accessbuf-depth = <0x10>;
xlnx,mch2-protocol = <0x0>;
xlnx,mch2-rddatabuf-depth = <0x10>;
xlnx,mch3-accessbuf-depth = <0x10>;
xlnx,mch3-protocol = <0x0>;
xlnx,mch3-rddatabuf-depth = <0x10>;
xlnx,mem0-width = <0x10>;
xlnx,mem1-width = <0x20>;
xlnx,mem2-width = <0x20>;
xlnx,mem3-width = <0x20>;
xlnx,num-banks-mem = <0x1>;
xlnx,num-channels = <0x0>;
xlnx,priority-mode = <0x0>;
xlnx,synch-mem-0 = <0x0>;
xlnx,synch-mem-1 = <0x0>;
xlnx,synch-mem-2 = <0x0>;
xlnx,synch-mem-3 = <0x0>;
xlnx,synch-pipedelay-0 = <0x2>;
xlnx,synch-pipedelay-1 = <0x2>;
xlnx,synch-pipedelay-2 = <0x2>;
xlnx,synch-pipedelay-3 = <0x2>;
xlnx,tavdv-ps-mem-0 = <0x1adb0>;
xlnx,tavdv-ps-mem-1 = <0x3a98>;
xlnx,tavdv-ps-mem-2 = <0x3a98>;
xlnx,tavdv-ps-mem-3 = <0x3a98>;
xlnx,tcedv-ps-mem-0 = <0x1adb0>;
xlnx,tcedv-ps-mem-1 = <0x3a98>;
xlnx,tcedv-ps-mem-2 = <0x3a98>;
xlnx,tcedv-ps-mem-3 = <0x3a98>;
xlnx,thzce-ps-mem-0 = <0x88b8>;
xlnx,thzce-ps-mem-1 = <0x1b58>;
xlnx,thzce-ps-mem-2 = <0x1b58>;
xlnx,thzce-ps-mem-3 = <0x1b58>;
xlnx,thzoe-ps-mem-0 = <0x1b58>;
xlnx,thzoe-ps-mem-1 = <0x1b58>;
xlnx,thzoe-ps-mem-2 = <0x1b58>;
xlnx,thzoe-ps-mem-3 = <0x1b58>;
xlnx,tlzwe-ps-mem-0 = <0x88b8>;
xlnx,tlzwe-ps-mem-1 = <0x0>;
xlnx,tlzwe-ps-mem-2 = <0x0>;
xlnx,tlzwe-ps-mem-3 = <0x0>;
xlnx,twc-ps-mem-0 = <0x2af8>;
xlnx,twc-ps-mem-1 = <0x3a98>;
xlnx,twc-ps-mem-2 = <0x3a98>;
xlnx,twc-ps-mem-3 = <0x3a98>;
xlnx,twp-ps-mem-0 = <0x11170>;
xlnx,twp-ps-mem-1 = <0x2ee0>;
xlnx,twp-ps-mem-2 = <0x2ee0>;
xlnx,twp-ps-mem-3 = <0x2ee0>;
xlnx,xcl0-linesize = <0x4>;
xlnx,xcl0-writexfer = <0x1>;
xlnx,xcl1-linesize = <0x4>;
xlnx,xcl1-writexfer = <0x1>;
xlnx,xcl2-linesize = <0x4>;
xlnx,xcl2-writexfer = <0x1>;
xlnx,xcl3-linesize = <0x4>;
xlnx,xcl3-writexfer = <0x1>;
} ;
Hard_Ethernet_MAC: xps-ll-temac@81c00000 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "xlnx,compound";
ethernet@81c00000 {
compatible = "xlnx,xps-ll-temac-1.01.b";
device_type = "network";
interrupt-parent = <&xps_intc_0>;
interrupts = < 5 2 >;
llink-connected = <&PIM3>;
local-mac-address = [ 02 00 00 00 00 00 ];
reg = < 0x81c00000 0x40 >;
xlnx,bus2core-clk-ratio = <0x1>;
xlnx,phy-type = <0x1>;
xlnx,phyaddr = <0x1>;
xlnx,rxcsum = <0x0>;
xlnx,rxfifo = <0x1000>;
xlnx,temac-type = <0x0>;
xlnx,txcsum = <0x0>;
xlnx,txfifo = <0x1000>;
} ;
} ;
IIC_EEPROM: i2c@81600000 {
compatible = "xlnx,xps-iic-2.00.a";
interrupt-parent = <&xps_intc_0>;
interrupts = < 7 2 >;
reg = < 0x81600000 0x10000 >;
xlnx,clk-freq = <0x7735940>;
xlnx,family = "virtex5";
xlnx,gpo-width = <0x1>;
xlnx,iic-freq = <0x186a0>;
xlnx,scl-inertial-delay = <0x0>;
xlnx,sda-inertial-delay = <0x0>;
xlnx,ten-bit-adr = <0x0>;
} ;
LEDs_8Bit: gpio@81400000 {
compatible = "xlnx,xps-gpio-1.00.a";
interrupt-parent = <&xps_intc_0>;
interrupts = < 8 2 >;
reg = < 0x81400000 0x10000 >;
xlnx,all-inputs = <0x0>;
xlnx,all-inputs-2 = <0x0>;
xlnx,dout-default = <0x0>;
xlnx,dout-default-2 = <0x0>;
xlnx,family = "virtex5";
xlnx,gpio-width = <0x8>;
xlnx,interrupt-present = <0x1>;
xlnx,is-bidir = <0x1>;
xlnx,is-bidir-2 = <0x1>;
xlnx,is-dual = <0x0>;
xlnx,tri-default = <0xffffffff>;
xlnx,tri-default-2 = <0xffffffff>;
} ;
RS232_Uart_1: serial@84000000 {
clock-frequency = <125000000>;
compatible = "xlnx,xps-uartlite-1.00.a";
current-speed = <115200>;
device_type = "serial";
interrupt-parent = <&xps_intc_0>;
interrupts = < 1 0 >;
port-number = <0>;
reg = < 0x84000000 0x10000 >;
xlnx,baudrate = <0x1c200>;
xlnx,data-bits = <0x8>;
xlnx,family = "virtex5";
xlnx,odd-parity = <0x0>;
xlnx,use-parity = <0x0>;
} ;
SysACE_CompactFlash: sysace@83600000 {
compatible = "xlnx,xps-sysace-1.00.a";
interrupt-parent = <&xps_intc_0>;
interrupts = < 2 2 >;
reg = < 0x83600000 0x10000 >;
xlnx,family = "virtex5";
xlnx,mem-width = <0x10>;
} ;
mpmc@10000000 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "xlnx,mpmc-4.02.a";
PIM3: sdma@84600180 {
compatible = "xlnx,ll-dma-1.00.a";
interrupt-parent = <&xps_intc_0>;
interrupts = < 4 2 3 2 >;
reg = < 0x84600180 0x80 >;
} ;
} ;
xps_intc_0: interrupt-controller@81800000 {
#interrupt-cells = <0x2>;
compatible = "xlnx,xps-intc-1.00.a";
interrupt-controller ;
reg = < 0x81800000 0x10000 >;
xlnx,num-intr-inputs = <0x9>;
} ;
xps_timer_1: timer@83c00000 {
compatible = "xlnx,xps-timer-1.00.a";
interrupt-parent = <&xps_intc_0>;
interrupts = < 0 2 >;
reg = < 0x83c00000 0x10000 >;
xlnx,count-width = <0x20>;
xlnx,family = "virtex5";
xlnx,gen0-assert = <0x1>;
xlnx,gen1-assert = <0x1>;
xlnx,one-timer-only = <0x0>;
xlnx,trig0-assert = <0x1>;
xlnx,trig1-assert = <0x1>;
} ;
} ;
} ;
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 10.1.02 Build EDK_K_SP2.5
# Tue Sep 23 13:52:12 2008
# Target Board: Xilinx Virtex 5 ML505 Evaluation Platform Rev 1
# Family: virtex5
# Device: xc5vlx50t
# Package: ff1136
# Speed Grade: -1
# Processor: microblaze_0
# System clock frequency: 125.00 MHz
# On Chip Memory : 8 KB
# Total Off Chip Memory : 288 MB
# - FLASH = 32 MB
# - DDR2_SDRAM = 256 MB
# ##############################################################################
PARAMETER VERSION = 2.1.0
PORT fpga_0_Hard_Ethernet_MAC_PHY_MII_INT = fpga_0_Hard_Ethernet_MAC_PHY_MII_INT, DIR = I, SENSITIVITY = LEVEL_LOW, SIGIS = INTERRUPT
PORT fpga_0_RS232_Uart_1_RX_pin = fpga_0_RS232_Uart_1_RX, DIR = I
PORT fpga_0_RS232_Uart_1_TX_pin = fpga_0_RS232_Uart_1_TX, DIR = O
PORT fpga_0_LEDs_8Bit_GPIO_IO_pin = fpga_0_LEDs_8Bit_GPIO_IO, DIR = IO, VEC = [0:7]
PORT fpga_0_IIC_EEPROM_Scl_pin = fpga_0_IIC_EEPROM_Scl, DIR = IO
PORT fpga_0_IIC_EEPROM_Sda_pin = fpga_0_IIC_EEPROM_Sda, DIR = IO
PORT fpga_0_FLASH_Mem_A_pin = fpga_0_FLASH_Mem_A, DIR = O, VEC = [7:30]
PORT fpga_0_FLASH_Mem_DQ_pin = fpga_0_FLASH_Mem_DQ, DIR = IO, VEC = [0:15]
PORT fpga_0_FLASH_Mem_ADV_LDN_pin = fpga_0_FLASH_Mem_ADV_LDN, DIR = O
PORT fpga_0_FLASH_Mem_WEN_pin = fpga_0_FLASH_Mem_WEN, DIR = O
PORT fpga_0_FLASH_Mem_OEN_pin = fpga_0_FLASH_Mem_OEN, DIR = O
PORT fpga_0_FLASH_Mem_CEN_pin = fpga_0_FLASH_Mem_CEN, DIR = O
PORT fpga_0_DDR2_SDRAM_DDR2_ODT_pin = fpga_0_DDR2_SDRAM_DDR2_ODT, DIR = O, VEC = [1:0]
PORT fpga_0_DDR2_SDRAM_DDR2_Addr_pin = fpga_0_DDR2_SDRAM_DDR2_Addr, DIR = O, VEC = [12:0]
PORT fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin = fpga_0_DDR2_SDRAM_DDR2_BankAddr, DIR = O, VEC = [1:0]
PORT fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CAS_n, DIR = O
PORT fpga_0_DDR2_SDRAM_DDR2_CE_pin = fpga_0_DDR2_SDRAM_DDR2_CE, DIR = O, VEC = [1:0]
PORT fpga_0_DDR2_SDRAM_DDR2_CS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CS_n, DIR = O, VEC = [1:0]
PORT fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_RAS_n, DIR = O
PORT fpga_0_DDR2_SDRAM_DDR2_WE_n_pin = fpga_0_DDR2_SDRAM_DDR2_WE_n, DIR = O
PORT fpga_0_DDR2_SDRAM_DDR2_Clk_pin = fpga_0_DDR2_SDRAM_DDR2_Clk, DIR = O, VEC = [1:0]
PORT fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_n, DIR = O, VEC = [1:0]
PORT fpga_0_DDR2_SDRAM_DDR2_DM_pin = fpga_0_DDR2_SDRAM_DDR2_DM, DIR = O, VEC = [7:0]
PORT fpga_0_DDR2_SDRAM_DDR2_DQS = fpga_0_DDR2_SDRAM_DDR2_DQS, DIR = IO, VEC = [7:0]
PORT fpga_0_DDR2_SDRAM_DDR2_DQS_n = fpga_0_DDR2_SDRAM_DDR2_DQS_n, DIR = IO, VEC = [7:0]
PORT fpga_0_DDR2_SDRAM_DDR2_DQ = fpga_0_DDR2_SDRAM_DDR2_DQ, DIR = IO, VEC = [63:0]
PORT fpga_0_SysACE_CompactFlash_SysACE_CLK_pin = fpga_0_SysACE_CompactFlash_SysACE_CLK, DIR = I
PORT fpga_0_SysACE_CompactFlash_SysACE_MPA_pin = fpga_0_SysACE_CompactFlash_SysACE_MPA, DIR = O, VEC = [6:0]
PORT fpga_0_SysACE_CompactFlash_SysACE_MPD_pin = fpga_0_SysACE_CompactFlash_SysACE_MPD, DIR = IO, VEC = [15:0]
PORT fpga_0_SysACE_CompactFlash_SysACE_CEN_pin = fpga_0_SysACE_CompactFlash_SysACE_CEN, DIR = O
PORT fpga_0_SysACE_CompactFlash_SysACE_OEN_pin = fpga_0_SysACE_CompactFlash_SysACE_OEN, DIR = O
PORT fpga_0_SysACE_CompactFlash_SysACE_WEN_pin = fpga_0_SysACE_CompactFlash_SysACE_WEN, DIR = O
PORT fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin = fpga_0_SysACE_CompactFlash_SysACE_MPIRQ, DIR = I
PORT fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin = fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n, DIR = O
PORT fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin = fpga_0_Hard_Ethernet_MAC_GMII_TXD_0, DIR = O, VEC = [7:0]
PORT fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin = fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0, DIR = O
PORT fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin = fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0, DIR = O
PORT fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin = fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0, DIR = O
PORT fpga_0_Hard_Ethernet_MAC_GMII_RX_ER_0_pin = fpga_0_Hard_Ethernet_MAC_GMII_RX_ER_0, DIR = I
PORT fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin = fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0, DIR = I
PORT fpga_0_Hard_Ethernet_MAC_GMII_RX_DV_0_pin = fpga_0_Hard_Ethernet_MAC_GMII_RX_DV_0, DIR = I
PORT fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin = fpga_0_Hard_Ethernet_MAC_GMII_RXD_0, DIR = I, VEC = [7:0]
PORT fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin = fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0, DIR = I
PORT fpga_0_Hard_Ethernet_MAC_MDC_0_pin = fpga_0_Hard_Ethernet_MAC_MDC_0, DIR = O
PORT fpga_0_Hard_Ethernet_MAC_MDIO_0_pin = fpga_0_Hard_Ethernet_MAC_MDIO_0, DIR = IO
PORT sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
PORT sys_rst_pin = sys_rst_s, DIR = I, RST_POLARITY = 0, SIGIS = RST
BEGIN microblaze
PARAMETER INSTANCE = microblaze_0
PARAMETER HW_VER = 7.10.d
PARAMETER C_USE_ICACHE = 1
PARAMETER C_USE_DCACHE = 1
PARAMETER C_DEBUG_ENABLED = 1
PARAMETER C_ICACHE_BASEADDR = 0x10000000
PARAMETER C_ICACHE_HIGHADDR = 0x1fffffff
PARAMETER C_DCACHE_BASEADDR = 0x10000000
PARAMETER C_DCACHE_HIGHADDR = 0x1fffffff
PARAMETER C_USE_BARREL = 1
PARAMETER C_FAMILY = virtex5
PARAMETER C_INSTANCE = microblaze_0
PARAMETER C_PVR = 2
PARAMETER C_USE_MMU = 3
PARAMETER C_USE_FPU = 2
PARAMETER C_USE_HW_MUL = 2
PARAMETER C_USE_DIV = 1
PARAMETER C_FPU_EXCEPTION = 1
PARAMETER C_DIV_ZERO_EXCEPTION = 1
PARAMETER C_DPLB_BUS_EXCEPTION = 1
PARAMETER C_IPLB_BUS_EXCEPTION = 1
PARAMETER C_ILL_OPCODE_EXCEPTION = 1
PARAMETER C_UNALIGNED_EXCEPTIONS = 1
PARAMETER C_OPCODE_0x0_ILLEGAL = 1
PARAMETER C_ICACHE_ALWAYS_USED = 1
PARAMETER C_DCACHE_ALWAYS_USED = 1
PARAMETER C_FSL_LINKS = 1
BUS_INTERFACE DPLB = mb_plb
BUS_INTERFACE IPLB = mb_plb
BUS_INTERFACE ixcl = ixcl
BUS_INTERFACE dxcl = dxcl
BUS_INTERFACE DEBUG = microblaze_0_dbg
BUS_INTERFACE SFSL0 = fdlink
BUS_INTERFACE DLMB = dlmb
BUS_INTERFACE ILMB = ilmb
PORT MB_RESET = mb_reset
PORT Interrupt = Interrupt
END
BEGIN plb_v46
PARAMETER INSTANCE = mb_plb
PARAMETER HW_VER = 1.03.a
PORT PLB_Clk = sys_clk_s
PORT SYS_Rst = sys_bus_reset
END
BEGIN lmb_v10
PARAMETER INSTANCE = ilmb
PARAMETER HW_VER = 1.00.a
PORT LMB_Clk = sys_clk_s
PORT SYS_Rst = sys_bus_reset
END
BEGIN lmb_v10
PARAMETER INSTANCE = dlmb
PARAMETER HW_VER = 1.00.a
PORT LMB_Clk = sys_clk_s
PORT SYS_Rst = sys_bus_reset
END
BEGIN lmb_bram_if_cntlr
PARAMETER INSTANCE = dlmb_cntlr
PARAMETER HW_VER = 2.10.a
PARAMETER C_BASEADDR = 0x00000000
PARAMETER C_HIGHADDR = 0x00003fff
BUS_INTERFACE SLMB = dlmb
BUS_INTERFACE BRAM_PORT = dlmb_port
END
BEGIN lmb_bram_if_cntlr
PARAMETER INSTANCE = ilmb_cntlr
PARAMETER HW_VER = 2.10.a
PARAMETER C_BASEADDR = 0x00000000
PARAMETER C_HIGHADDR = 0x00003fff
BUS_INTERFACE SLMB = ilmb
BUS_INTERFACE BRAM_PORT = ilmb_port
END
BEGIN bram_block
PARAMETER INSTANCE = lmb_bram
PARAMETER HW_VER = 1.00.a
BUS_INTERFACE PORTA = ilmb_port
BUS_INTERFACE PORTB = dlmb_port
END
BEGIN xps_uartlite
PARAMETER INSTANCE = RS232_Uart_1
PARAMETER HW_VER = 1.00.a
PARAMETER C_BAUDRATE = 115200
PARAMETER C_DATA_BITS = 8
PARAMETER C_ODD_PARITY = 0
PARAMETER C_USE_PARITY = 0
PARAMETER C_SPLB_CLK_FREQ_HZ = 125000000
PARAMETER C_BASEADDR = 0x84000000
PARAMETER C_HIGHADDR = 0x8400ffff
BUS_INTERFACE SPLB = mb_plb
PORT RX = fpga_0_RS232_Uart_1_RX
PORT TX = fpga_0_RS232_Uart_1_TX
PORT Interrupt = RS232_Uart_1_Interrupt
END
BEGIN xps_gpio
PARAMETER INSTANCE = LEDs_8Bit
PARAMETER HW_VER = 1.00.a
PARAMETER C_INTERRUPT_PRESENT = 1
PARAMETER C_GPIO_WIDTH = 8
PARAMETER C_IS_DUAL = 0
PARAMETER C_IS_BIDIR = 1
PARAMETER C_ALL_INPUTS = 0
PARAMETER C_BASEADDR = 0x81400000
PARAMETER C_HIGHADDR = 0x8140ffff
BUS_INTERFACE SPLB = mb_plb
PORT GPIO_IO = fpga_0_LEDs_8Bit_GPIO_IO
PORT IP2INTC_Irpt = LEDs_8Bit_IP2INTC_Irpt
END
BEGIN xps_iic
PARAMETER INSTANCE = IIC_EEPROM
PARAMETER HW_VER = 2.00.a
PARAMETER C_CLK_FREQ = 125000000
PARAMETER C_IIC_FREQ = 100000
PARAMETER C_TEN_BIT_ADR = 0
PARAMETER C_BASEADDR = 0x81600000
PARAMETER C_HIGHADDR = 0x8160ffff
BUS_INTERFACE SPLB = mb_plb
PORT Scl = fpga_0_IIC_EEPROM_Scl
PORT Sda = fpga_0_IIC_EEPROM_Sda
PORT IIC2INTC_Irpt = IIC_EEPROM_IIC2INTC_Irpt
END
BEGIN xps_mch_emc
PARAMETER INSTANCE = FLASH
PARAMETER HW_VER = 2.00.a
PARAMETER C_NUM_CHANNELS = 0
PARAMETER C_MCH_PLB_CLK_PERIOD_PS = 8000
PARAMETER C_NUM_BANKS_MEM = 1
PARAMETER C_MAX_MEM_WIDTH = 16
PARAMETER C_MEM0_WIDTH = 16
PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
PARAMETER C_SYNCH_MEM_0 = 0
PARAMETER C_TCEDV_PS_MEM_0 = 110000
PARAMETER C_TWC_PS_MEM_0 = 11000
PARAMETER C_TAVDV_PS_MEM_0 = 110000
PARAMETER C_TWP_PS_MEM_0 = 70000
PARAMETER C_THZCE_PS_MEM_0 = 35000
PARAMETER C_TLZWE_PS_MEM_0 = 35000
PARAMETER C_MEM0_BASEADDR = 0x20000000
PARAMETER C_MEM0_HIGHADDR = 0x21FFFFFF
BUS_INTERFACE SPLB = mb_plb
PORT Mem_A = fpga_0_FLASH_Mem_A_split
PORT Mem_WEN = fpga_0_FLASH_Mem_WEN
PORT Mem_DQ = fpga_0_FLASH_Mem_DQ
PORT Mem_OEN = fpga_0_FLASH_Mem_OEN
PORT Mem_CEN = fpga_0_FLASH_Mem_CEN
PORT Mem_ADV_LDN = fpga_0_FLASH_Mem_ADV_LDN
PORT RdClk = sys_clk_s
END
BEGIN xps_ll_temac
PARAMETER INSTANCE = Hard_Ethernet_MAC
PARAMETER HW_VER = 1.01.b
PARAMETER C_SPLB_CLK_PERIOD_PS = 8000
PARAMETER C_PHY_TYPE = 1
PARAMETER C_TEMAC1_ENABLED = 0
PARAMETER C_TEMAC0_PHYADDR = 0b00001
PARAMETER C_NUM_IDELAYCTRL = 2
PARAMETER C_IDELAYCTRL_LOC = IDELAYCTRL_X0Y4-IDELAYCTRL_X1Y5
PARAMETER C_TEMAC_TYPE = 0
PARAMETER C_BUS2CORE_CLK_RATIO = 1
PARAMETER C_BASEADDR = 0x81c00000
PARAMETER C_HIGHADDR = 0x81c0ffff
BUS_INTERFACE SPLB = mb_plb
BUS_INTERFACE LLINK0 = Hard_Ethernet_MAC_LLINK0
PORT TemacPhy_RST_n = fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n
PORT GMII_TXD_0 = fpga_0_Hard_Ethernet_MAC_GMII_TXD_0
PORT GMII_TX_EN_0 = fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0
PORT GMII_TX_ER_0 = fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0
PORT GMII_TX_CLK_0 = fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0
PORT GMII_RXD_0 = fpga_0_Hard_Ethernet_MAC_GMII_RXD_0
PORT GMII_RX_DV_0 = fpga_0_Hard_Ethernet_MAC_GMII_RX_DV_0
PORT GMII_RX_ER_0 = fpga_0_Hard_Ethernet_MAC_GMII_RX_ER_0
PORT GMII_RX_CLK_0 = fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0
PORT MII_TX_CLK_0 = fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0
PORT MDC_0 = fpga_0_Hard_Ethernet_MAC_MDC_0
PORT MDIO_0 = fpga_0_Hard_Ethernet_MAC_MDIO_0
PORT GTX_CLK_0 = sys_clk_s
PORT REFCLK = clk_200mhz_s
PORT LlinkTemac0_CLK = sys_clk_s
PORT TemacIntc0_Irpt = Hard_Ethernet_MAC_TemacIntc0_Irpt
END
BEGIN mpmc
PARAMETER INSTANCE = DDR2_SDRAM
PARAMETER HW_VER = 4.02.a
PARAMETER C_NUM_PORTS = 4
PARAMETER C_PIM0_BASETYPE = 1
PARAMETER C_PIM1_BASETYPE = 1
PARAMETER C_MEM_PARTNO = mt4htf3264h-53e
PARAMETER C_NUM_IDELAYCTRL = 3
PARAMETER C_IDELAYCTRL_LOC = IDELAYCTRL_X0Y6-IDELAYCTRL_X0Y2-IDELAYCTRL_X0Y1
PARAMETER C_MEM_DQS_IO_COL = 0b00_0000_0000_0000_0000
PARAMETER C_MEM_DQ_IO_MS = 0b00000000_01110101_00111101_00001111_00011110_00101110_11000011_11000001_10111100
PARAMETER C_DDR2_DQSN_ENABLE = 1
PARAMETER C_MEM_CE_WIDTH = 2
PARAMETER C_MEM_CS_N_WIDTH = 2
PARAMETER C_MEM_CLK_WIDTH = 2
PARAMETER C_MEM_ODT_WIDTH = 2
PARAMETER C_MEM_ODT_TYPE = 1
PARAMETER C_XCL0_WRITEXFER = 0
PARAMETER C_PIM2_BASETYPE = 2
PARAMETER C_PIM3_BASETYPE = 3
PARAMETER C_MPMC_CLK0_PERIOD_PS = 8000
PARAMETER C_SDMA3_PI2LL_CLK_RATIO = 1
PARAMETER C_MPMC_BASEADDR = 0x10000000
PARAMETER C_MPMC_HIGHADDR = 0x1FFFFFFF
PARAMETER C_SDMA_CTRL_BASEADDR = 0x84600000
PARAMETER C_SDMA_CTRL_HIGHADDR = 0x8460ffff
BUS_INTERFACE XCL0 = ixcl
BUS_INTERFACE XCL1 = dxcl
BUS_INTERFACE SPLB2 = mb_plb
BUS_INTERFACE SDMA_LL3 = Hard_Ethernet_MAC_LLINK0
BUS_INTERFACE SDMA_CTRL3 = mb_plb
PORT DDR2_ODT = fpga_0_DDR2_SDRAM_DDR2_ODT
PORT DDR2_Addr = fpga_0_DDR2_SDRAM_DDR2_Addr
PORT DDR2_BankAddr = fpga_0_DDR2_SDRAM_DDR2_BankAddr
PORT DDR2_CAS_n = fpga_0_DDR2_SDRAM_DDR2_CAS_n
PORT DDR2_CE = fpga_0_DDR2_SDRAM_DDR2_CE
PORT DDR2_CS_n = fpga_0_DDR2_SDRAM_DDR2_CS_n
PORT DDR2_RAS_n = fpga_0_DDR2_SDRAM_DDR2_RAS_n
PORT DDR2_WE_n = fpga_0_DDR2_SDRAM_DDR2_WE_n
PORT DDR2_Clk = fpga_0_DDR2_SDRAM_DDR2_Clk
PORT DDR2_Clk_n = fpga_0_DDR2_SDRAM_DDR2_Clk_n
PORT DDR2_DM = fpga_0_DDR2_SDRAM_DDR2_DM
PORT DDR2_DQS = fpga_0_DDR2_SDRAM_DDR2_DQS
PORT DDR2_DQS_n = fpga_0_DDR2_SDRAM_DDR2_DQS_n
PORT DDR2_DQ = fpga_0_DDR2_SDRAM_DDR2_DQ
PORT MPMC_Clk0 = sys_clk_s
PORT MPMC_Clk90 = DDR2_SDRAM_mpmc_clk_90_s
PORT SDMA3_Clk = sys_clk_s
PORT MPMC_Clk_200MHz = clk_200mhz_s
PORT MPMC_Clk0_DIV2 = DDR2_SDRAM_MPMC_Clk_Div2
PORT MPMC_Rst = sys_periph_reset
PORT SDMA3_Rx_IntOut = DDR2_SDRAM_SDMA3_Rx_IntOut
PORT SDMA3_Tx_IntOut = DDR2_SDRAM_SDMA3_Tx_IntOut
END
BEGIN xps_sysace
PARAMETER INSTANCE = SysACE_CompactFlash
PARAMETER HW_VER = 1.00.a
PARAMETER C_MEM_WIDTH = 16
PARAMETER C_BASEADDR = 0x83600000
PARAMETER C_HIGHADDR = 0x8360ffff
BUS_INTERFACE SPLB = mb_plb
PORT SysACE_CLK = fpga_0_SysACE_CompactFlash_SysACE_CLK
PORT SysACE_MPA = fpga_0_SysACE_CompactFlash_SysACE_MPA
PORT SysACE_MPD = fpga_0_SysACE_CompactFlash_SysACE_MPD
PORT SysACE_CEN = fpga_0_SysACE_CompactFlash_SysACE_CEN
PORT SysACE_OEN = fpga_0_SysACE_CompactFlash_SysACE_OEN
PORT SysACE_WEN = fpga_0_SysACE_CompactFlash_SysACE_WEN
PORT SysACE_MPIRQ = fpga_0_SysACE_CompactFlash_SysACE_MPIRQ
PORT SysACE_IRQ = SysACE_CompactFlash_SysACE_IRQ
END
BEGIN xps_timer
PARAMETER INSTANCE = xps_timer_1
PARAMETER HW_VER = 1.00.a
PARAMETER C_COUNT_WIDTH = 32
PARAMETER C_ONE_TIMER_ONLY = 0
PARAMETER C_BASEADDR = 0x83c00000
PARAMETER C_HIGHADDR = 0x83c0ffff
BUS_INTERFACE SPLB = mb_plb
PORT Interrupt = xps_timer_1_Interrupt
END
BEGIN util_bus_split
PARAMETER INSTANCE = FLASH_util_bus_split_1
PARAMETER HW_VER = 1.00.a
PARAMETER C_SIZE_IN = 32
PARAMETER C_LEFT_POS = 7
PARAMETER C_SPLIT = 31
PORT Sig = fpga_0_FLASH_Mem_A_split
PORT Out1 = fpga_0_FLASH_Mem_A
END
BEGIN clock_generator
PARAMETER INSTANCE = clock_generator_0
PARAMETER HW_VER = 2.01.a
PARAMETER C_EXT_RESET_HIGH = 1
PARAMETER C_CLKIN_FREQ = 100000000
PARAMETER C_CLKOUT0_FREQ = 125000000
PARAMETER C_CLKOUT0_BUF = TRUE
PARAMETER C_CLKOUT0_PHASE = 0
PARAMETER C_CLKOUT0_GROUP = PLL0
PARAMETER C_CLKOUT1_FREQ = 125000000
PARAMETER C_CLKOUT1_BUF = TRUE
PARAMETER C_CLKOUT1_PHASE = 90
PARAMETER C_CLKOUT1_GROUP = PLL0
PARAMETER C_CLKOUT2_FREQ = 200000000
PARAMETER C_CLKOUT2_BUF = TRUE
PARAMETER C_CLKOUT2_PHASE = 0
PARAMETER C_CLKOUT2_GROUP = NONE
PARAMETER C_CLKOUT3_FREQ = 62500000
PARAMETER C_CLKOUT3_BUF = TRUE
PARAMETER C_CLKOUT3_PHASE = 0
PARAMETER C_CLKOUT3_GROUP = NONE
PORT CLKOUT0 = sys_clk_s
PORT CLKOUT1 = DDR2_SDRAM_mpmc_clk_90_s
PORT CLKOUT2 = clk_200mhz_s
PORT CLKOUT3 = DDR2_SDRAM_MPMC_Clk_Div2
PORT CLKIN = dcm_clk_s
PORT LOCKED = Dcm_all_locked
PORT RST = net_gnd
END
BEGIN mdm
PARAMETER INSTANCE = debug_module
PARAMETER HW_VER = 1.00.d
PARAMETER C_USE_UART = 0
PARAMETER C_WRITE_FSL_PORTS = 1
BUS_INTERFACE MBDEBUG_0 = microblaze_0_dbg
BUS_INTERFACE MFSL0 = fdlink
PORT Debug_SYS_Rst = Debug_SYS_Rst
END
BEGIN proc_sys_reset
PARAMETER INSTANCE = proc_sys_reset_0
PARAMETER HW_VER = 2.00.a
PARAMETER C_EXT_RESET_HIGH = 0
PORT Slowest_sync_clk = sys_clk_s
PORT Dcm_locked = Dcm_all_locked
PORT Ext_Reset_In = sys_rst_s
PORT MB_Reset = mb_reset
PORT Bus_Struct_Reset = sys_bus_reset
PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
PORT Peripheral_Reset = sys_periph_reset
END
BEGIN xps_intc
PARAMETER INSTANCE = xps_intc_0
PARAMETER HW_VER = 1.00.a
PARAMETER C_BASEADDR = 0x81800000
PARAMETER C_HIGHADDR = 0x8180ffff
BUS_INTERFACE SPLB = mb_plb
PORT Irq = Interrupt
PORT Intr = LEDs_8Bit_IP2INTC_Irpt&IIC_EEPROM_IIC2INTC_Irpt&fpga_0_Hard_Ethernet_MAC_PHY_MII_INT&Hard_Ethernet_MAC_TemacIntc0_Irpt&DDR2_SDRAM_SDMA3_Rx_IntOut&DDR2_SDRAM_SDMA3_Tx_IntOut&SysACE_CompactFlash_SysACE_IRQ&RS232_Uart_1_Interrupt&xps_timer_1_Interrupt
END
BEGIN fsl_v20
PARAMETER INSTANCE = fdlink
PARAMETER HW_VER = 2.11.a
PORT FSL_Clk = sys_clk_s
END
shell.c:365: warning: implicit declaration of function â??timeâ??
shell.c:1459: warning: implicit declaration of function â??sh_setlinebufâ??
./parse.y:2766: warning: implicit declaration of function â??test_unopâ??
./parse.y:2791: warning: implicit declaration of function â??test_binopâ??
execute_cmd.c:526: warning: implicit declaration of function â??stdin_redirectsâ??
variables.c:310: warning: implicit declaration of function â??getopts_resetâ??
variables.c:993: warning: implicit declaration of function â??timeâ??
variables.c:3231: warning: implicit declaration of function â??flush_hashed_filenamesâ??
variables.c:3259: warning: implicit declaration of function â??setup_glob_ignoreâ??
variables.c:3390: warning: implicit declaration of function â??tzsetâ??
variables.c:3411: warning: implicit declaration of function â??set_shelloptsâ??
flags.c:259: warning: implicit declaration of function â??bash_initialize_historyâ??
jobs.c:883: warning: implicit declaration of function â??strsignalâ??
subst.c:3840: warning: implicit declaration of function â??isdigitâ??
subst.c:4705: warning: implicit declaration of function â??isalphaâ??
mailcheck.c:89: warning: implicit declaration of function â??timeâ??
alias.c:354: warning: implicit declaration of function â??isalphaâ??
stringlib.c:198: warning: implicit declaration of function â??glob_pattern_pâ??
pcomplete.c:962: warning: implicit declaration of function â??execute_shell_functionâ??
common.c:465: warning: implicit declaration of function â??isdigitâ??
./fc.def:448: warning: implicit declaration of function â??isdigitâ??
./read.def:477: warning: implicit declaration of function â??freeâ??
./psize.c:52: warning: incompatible implicit declaration of built-in function â??exitâ??
./umask.def:95: warning: implicit declaration of function â??isdigitâ??
./wait.def:125: warning: implicit declaration of function â??isdigitâ??
./printf.def:114: warning: implicit declaration of function â??builtin_usageâ??
./printf.def:204: warning: implicit declaration of function â??builtin_errorâ??
bashgetopt.c:127: warning: implicit declaration of function â??isdigitâ??
clock.c:43: warning: implicit declaration of function â??get_clk_tckâ??
netopen.c:108: warning: implicit declaration of function â??legal_numberâ??
netopen.c:148: warning: implicit declaration of function â??internal_errorâ??
netopen.c:168: warning: implicit declaration of function â??sys_errorâ??
netopen.c:176: warning: implicit declaration of function â??closeâ??
tmpfile.c:121: warning: implicit declaration of function â??timeâ??
tmpfile.c:168: warning: implicit declaration of function â??freeâ??
shquote.c:49: warning: implicit declaration of function â??strlenâ??
callback.c:99: warning: implicit declaration of function â??abortâ??
savestring.c:32: warning: implicit declaration of function â??strlenâ??
termcap.c:98: warning: implicit declaration of function â??writeâ??
termcap.c:490: warning: implicit declaration of function â??strcmpâ??
termcap.c:498: warning: implicit declaration of function â??strcpyâ??
termcap.c:528: warning: implicit declaration of function â??strlenâ??
termcap.c:545: warning: implicit declaration of function â??closeâ??
termcap.c:613: warning: implicit declaration of function â??lseekâ??
termcap.c:734: warning: implicit declaration of function â??bcopyâ??
termcap.c:737: warning: implicit declaration of function â??readâ??
tparam.c:56: warning: implicit declaration of function â??writeâ??
tparam.c:166: warning: implicit declaration of function â??bcopyâ??
tparam.c:227: warning: implicit declaration of function â??strlenâ??
tparam.c:312: warning: implicit declaration of function â??strcatâ??
/home/dana/FPGA-Linux/petalinux.svn/software/petalinux-dist/user/busybox/libbb/pw_encrypt.c:38: warning: implicit declaration of function 'crypt'
clock.c:78: warning: implicit declaration of function â??strcmpâ??
clock.c:130: warning: implicit declaration of function â??strlenâ??
clock.c:250: warning: implicit declaration of function â??strncmpâ??
client.c:1177: warning: implicit declaration of function â??deletePidFileâ??
client.c:1572: warning: implicit declaration of function â??killâ??
signals.c:55: warning: implicit declaration of function â??exitâ??
dhry_1.c:98: warning: implicit declaration of function â??strcpyâ??
dhry_1.c:147: warning: implicit declaration of function â??Proc_5â??
dhry_1.c:148: warning: implicit declaration of function â??Proc_4â??
dhry_1.c:154: warning: implicit declaration of function â??Func_2â??
dhry_1.c:160: warning: implicit declaration of function â??Proc_7â??
dhry_1.c:165: warning: implicit declaration of function â??Proc_8â??
dhry_1.c:167: warning: implicit declaration of function â??Proc_1â??
dhry_1.c:174: warning: implicit declaration of function â??Proc_6â??
dhry_1.c:185: warning: implicit declaration of function â??Proc_2â??
dhry_1.c:282: warning: implicit declaration of function â??exitâ??
dhry_1.c:302: warning: implicit declaration of function â??Proc_3â??
dhry_2.c:39: warning: implicit declaration of function â??Func_3â??
dhry_2.c:164: warning: implicit declaration of function â??strcmpâ??
help.c:55: warning: implicit declaration of function â??ss_list_requestsâ??
list_rqs.c:65: warning: implicit declaration of function â??ss_pager_createâ??
/home/dana/FPGA-Linux/petalinux.svn/software/petalinux-dist/user/e2fsprogs/lib/ext2fs/bitops.h:425: warning: implicit declaration of function â??ffsâ??
/home/dana/FPGA-Linux/petalinux.svn/software/petalinux-dist/user/e2fsprogs/lib/ext2fs/bitops.h:425: warning: implicit declaration of function â??ffsâ??
/home/dana/FPGA-Linux/petalinux.svn/software/petalinux-dist/user/e2fsprogs/lib/ext2fs/bitops.h:425: warning: implicit declaration of function â??ffsâ??
/home/dana/FPGA-Linux/petalinux.svn/software/petalinux-dist/user/e2fsprogs/lib/ext2fs/bitops.h:425: warning: implicit declaration of function â??ffsâ??
/home/dana/FPGA-Linux/petalinux.svn/software/petalinux-dist/user/e2fsprogs/lib/ext2fs/bitops.h:425: warning: implicit declaration of function â??ffsâ??
/home/dana/FPGA-Linux/petalinux.svn/software/petalinux-dist/user/e2fsprogs/lib/ext2fs/bitops.h:425: warning: implicit declaration of function â??ffsâ??
/home/dana/FPGA-Linux/petalinux.svn/software/petalinux-dist/user/e2fsprogs/lib/ext2fs/bitops.h:425: warning: implicit declaration of function â??ffsâ??
pass1.c:197: warning: implicit declaration of function â??strnlenâ??
logdump.c:343: warning: implicit declaration of function â??uuid_unparseâ??
dumpe2fs.c:238: warning: implicit declaration of function â??uuid_unparseâ??
fstype.c:50: warning: implicit declaration of function â??memcmpâ??
dd.c:164: warning: implicit declaration of function â??openâ??
dd.c:172: warning: implicit declaration of function â??creatâ??
ls.c:344: warning: implicit declaration of function â??readlinkâ??
mkdir.c:59: warning: implicit declaration of function â??exitâ??
mkfifo.c:22: warning: implicit declaration of function â??strlenâ??
mkfifo.c:27: warning: implicit declaration of function â??exitâ??
mknod.c:38: warning: implicit declaration of function â??strlenâ??
rmdir.c:50: warning: implicit declaration of function â??exitâ??
sync.c:9: warning: implicit declaration of function â??exitâ??
touch.c:22: warning: implicit declaration of function â??creatâ??
touch.c:24: warning: implicit declaration of function â??utimeâ??
auth.c:149: warning: implicit declaration of function â??cryptâ??
auth.c:65: warning: implicit declaration of function â??strlenâ??
auth.c:71: warning: implicit declaration of function â??strcmpâ??
auth.c:84: warning: implicit declaration of function â??strcpyâ??
auth.c:160: warning: implicit declaration of function â??cryptâ??
ftpd.c:554: warning: implicit declaration of function â??yyparseâ??
ftpd.c:587: warning: implicit declaration of function â??strsignalâ??
ftpd.c:642: warning: implicit declaration of function â??logwtmp_keep_openâ??
hd.c:65: warning: implicit declaration of function â??exitâ??
hd.c:170: warning: implicit declaration of function â??memcpyâ??
hd.c:183: warning: implicit declaration of function â??memsetâ??
ledcon.c:34: warning: implicit declaration of function â??exitâ??
ledcon.c:37: warning: implicit declaration of function â??atoiâ??
ledcon.c:64: warning: implicit declaration of function â??ioctlâ??
login.c:111: warning: implicit declaration of function â??cryptâ??
passwd.c:69: warning: implicit declaration of function â??timeâ??
passwd.c:89: warning: implicit declaration of function â??cryptâ??
passwd.c:227: warning: implicit declaration of function â??killâ??
ftl_format.c:110: warning: implicit declaration of function â??timeâ??
nandtest.c:120: warning: implicit declaration of function â??memsetâ??
nandtest.c:266: warning: implicit declaration of function â??memcpyâ??
hostname.c:103: warning: implicit declaration of function â??exitâ??
../../src/netperf.c:128: warning: implicit declaration of function â??strcasecmpâ??
../../src/netlib.c:1729: warning: implicit declaration of function â??sched_setaffinityâ??
portmap.c:141: warning: implicit declaration of function â??getoptâ??
portmap.c:160: warning: implicit declaration of function â??daemonâ??
pmap_check.c:98: warning: implicit declaration of function â??setuidâ??
from_local.c:81: warning: implicit declaration of function â??mallocâ??
from_local.c:87: warning: implicit declaration of function â??memcpyâ??
from_local.c:89: warning: implicit declaration of function â??freeâ??
from_local.c:121: warning: implicit declaration of function â??closeâ??
from_local.c:166: warning: implicit declaration of function â??memcmpâ??
daemon.c:61: warning: implicit declaration of function â??chdirâ??
daemon.c:66: warning: implicit declaration of function â??dup2â??
daemon.c:70: warning: implicit declaration of function â??closeâ??
pmap_dump.c:46: warning: implicit declaration of function â??perrorâ??
pmap_set.c:34: warning: implicit declaration of function â??parse_lineâ??
rootloader.c:111: warning: implicit declaration of function â??closeâ??
rootloader.c:153: warning: implicit declaration of function â??readâ??
rootloader.c:195: warning: implicit declaration of function â??syncâ??
rootloader.c:197: warning: implicit declaration of function â??setpgrpâ??
rootloader.c:199: warning: implicit declaration of function â??sleepâ??