[partial-reconfig] Introductions

[Sean Durkin <durkinsn@xxxxxxxxxxxxxxxxx>]

Hi there,

seeing this as the first "Reconfigurators Anonymous"-meeting, I'd like 
to take the opportunity to introduce myself, like John just did....

I am at the moment doing my master's thesis on dynamic partial 
reconfiguration, i.e. partially reconfiguring an FPGA using ICAP and an 
embedded uC inside the FPGA like MicroBlaze or PowerPC (in Virtex-II Pro 
devices). Originally I had something in mind quite similar to what John 
is doing now, i.e. exchanging peripherals for the SoC while the system 
is running.

After a lot of problems and months of fighting with the tools I have now 
gotten a simple image processing framework to work, i.e. I can exchange 
the processing algorithm on-the-fly.

So much for now... If I find the time I'll start ranting about the tools 
some more. :)

CU,
Sean
partial-reconfig mailing list - Discussion of Partial Reconfiguration in Xilinx FPGAs
partial-reconfig@itee.uq.edu.au
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/partial-reconfig/