[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [partial-reconfig] Probing for research topics
Dear Jens,
I downloaded all the files on your website. They are very very useful.
When I looked at the Xilinx application note 290, it mentioned a very
little about the bus macros. I can never figure out how they create the
three different kinds of bus macros listed in their design file.
Thanks a lot!
Jingzhao Ou ( a Tcl guy )
Jens Thorvinger wrote:
> You are welcome to look at my master thesis "Dynamic Reconfiguration of
> an FPGA in Run-Time for Hardware Support" found at
> http://jens.thorvinger.se/ under "Master Thesis".
>
> /Jens
>
___________________________
partial-reconfig mailing list
partial-reconfig@itee.uq.edu.au
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/partial-reconfig/