[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[partial-reconfig] Bus macro doubt
Hi people,
I'm trying to develop a partial reconfigurable system based on a
Virtex-II 2000 FPGA.
I've read the Xilinx 290 Application Note, following the Tutorial
provided by Grégory Mermoud.
Now I've a doubt about bus macro, and I apologize if the answer to my
question could result obvious, but I'm newbie in this branch, so forgive
me :)
The bus macro file provided with App290 seems to be designed for a 250
device, and in this mailing list I found e bus macro for a 1000 device.
Can I find macros for my virtex? I didn't find anything on Xilinx website.
So, I think I have to describe a macro for my FPGA.
In Xilinx bus macro file I find:
inst "t1A_(3)" "TBUF" , placed R24C7 TBUF_X12Y0 ,
cfg "TINV::T IINV::I _SUPERBEL::TRUE"
;
inst "t1E_(3)" "TBUF" , placed R24C9 TBUF_X16Y0 ,
cfg "TINV::T IINV::I _SUPERBEL::TRUE"
;
inst "t2B_(2)" "TBUF" , placed R24C7 TBUF_X12Y1 ,
cfg "TINV::T IINV::I _SUPERBEL::TRUE"
;
inst "t2F_(2)" "TBUF" , placed R24C9 TBUF_X16Y1 ,
cfg "TINV::T IINV::I _SUPERBEL::TRUE"
;
inst "t3C_(1)" "TBUF" , placed R24C8 TBUF_X14Y0 ,
cfg "TINV::T IINV::I _SUPERBEL::TRUE"
;
inst "t3G_(1)" "TBUF" , placed R24C10 TBUF_X18Y0 ,
cfg "TINV::T IINV::I _SUPERBEL::TRUE"
;
inst "t4D_(0)" "TBUF" , placed R24C8 TBUF_X14Y1 ,
cfg "TINV::T IINV::I _SUPERBEL::TRUE"
;
inst "t4H_(0)" "TBUF" , placed R24C10 TBUF_X18Y1 ,
cfg "TINV::T IINV::I _SUPERBEL::TRUE"
In top.ucf, instead:
INST bm16_1/bus1 LOC = TBUF_X6Y45;
INST bm16_1/bus2 LOC = TBUF_X6Y43;
This means that bm16_1/bus is located at TBUF with X=6 and Y=45.
So what's the meaning, instead, of " inst "t1A_(3)" "TBUF" , placed
R24C7 TBUF_X12Y0"? In particular, how I've to refer R C X e Y values?
As I've understood, the bus macro provides a description of the bus, and
.ucf constraint file place the bus in the correct position on FPGA grid
in order to match the modules. Is it correct?
So, in the macro, how I describes the values?
Thank you very very much.
Salvatore
___________________________
partial-reconfig mailing list
partial-reconfig@itee.uq.edu.au
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/partial-reconfig/