[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [partial-reconfig] Bus macro doubt
Hi! I am not sure to understand well your question, but anyway.
A bus macro is intended to be used in a given device according to its
familty and not to its size. Therefore, the macros for virtex provided
in the xap290 zip file will work for all virtex's. No need to rewrite
it.
Concerning the second part of your question, recall that a macro
contains an axis system based on a reference component. All the macro
components localisations are given according to a reference component.
Consequently, LOC constraints in the .ucf are the position of this
reference component. The rest of the macro is placed according to its
relative position to this component.
On Thu, 20 Jan 2005 00:17:21 +0100, Scarex <scarex_s@yahoo.com> wrote:
> Hi people,
> I'm trying to develop a partial reconfigurable system based on a
> Virtex-II 2000 FPGA.
> I've read the Xilinx 290 Application Note, following the Tutorial
> provided by Grégory Mermoud.
> Now I've a doubt about bus macro, and I apologize if the answer to my
> question could result obvious, but I'm newbie in this branch, so forgive
> me :)
> The bus macro file provided with App290 seems to be designed for a 250
> device, and in this mailing list I found e bus macro for a 1000 device.
> Can I find macros for my virtex? I didn't find anything on Xilinx website.
> So, I think I have to describe a macro for my FPGA.
>
> In Xilinx bus macro file I find:
> inst "t1A_(3)" "TBUF" , placed R24C7 TBUF_X12Y0 ,
> cfg "TINV::T IINV::I _SUPERBEL::TRUE"
> ;
> inst "t1E_(3)" "TBUF" , placed R24C9 TBUF_X16Y0 ,
> cfg "TINV::T IINV::I _SUPERBEL::TRUE"
> ;
> inst "t2B_(2)" "TBUF" , placed R24C7 TBUF_X12Y1 ,
> cfg "TINV::T IINV::I _SUPERBEL::TRUE"
> ;
> inst "t2F_(2)" "TBUF" , placed R24C9 TBUF_X16Y1 ,
> cfg "TINV::T IINV::I _SUPERBEL::TRUE"
> ;
> inst "t3C_(1)" "TBUF" , placed R24C8 TBUF_X14Y0 ,
> cfg "TINV::T IINV::I _SUPERBEL::TRUE"
> ;
> inst "t3G_(1)" "TBUF" , placed R24C10 TBUF_X18Y0 ,
> cfg "TINV::T IINV::I _SUPERBEL::TRUE"
> ;
> inst "t4D_(0)" "TBUF" , placed R24C8 TBUF_X14Y1 ,
> cfg "TINV::T IINV::I _SUPERBEL::TRUE"
> ;
> inst "t4H_(0)" "TBUF" , placed R24C10 TBUF_X18Y1 ,
> cfg "TINV::T IINV::I _SUPERBEL::TRUE"
>
> In top.ucf, instead:
>
> INST bm16_1/bus1 LOC = TBUF_X6Y45;
> INST bm16_1/bus2 LOC = TBUF_X6Y43;
>
> This means that bm16_1/bus is located at TBUF with X=6 and Y=45.
> So what's the meaning, instead, of " inst "t1A_(3)" "TBUF" , placed
> R24C7 TBUF_X12Y0"? In particular, how I've to refer R C X e Y values?
> As I've understood, the bus macro provides a description of the bus, and
> .ucf constraint file place the bus in the correct position on FPGA grid
> in order to match the modules. Is it correct?
> So, in the macro, how I describes the values?
>
> Thank you very very much.
> Salvatore
> ___________________________
> partial-reconfig mailing list
> partial-reconfig@itee.uq.edu.au
> Mailing List Archive : http://www.itee.uq.edu.au/~listarch/partial-reconfig/
>
--
Grégory Mermoud <gregory.mermoud@epfl.ch>
Master student in Computer Science
School of Computer and Communication Sciences
Swiss Federal Institute of Technology - Lausanne (EPFL)
<http://ic2.epfl.ch/~gmermoud>
___________________________
partial-reconfig mailing list
partial-reconfig@itee.uq.edu.au
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/partial-reconfig/