Re: [partial-reconfig] Pseudo Logic? Question for Gregory

["Umar Mushtaq" <misfit_05@xxxxxxxxxxx>]

Thanks for the reply... you make several good points...

The fact that one of your modules is a register anyhow is noteworthy...
even if it weren't, it is good coding practice to register module
outputs anyhow, so if they are registered, the regs at the top level are
redundant, like you said... that had occured to me too but that didn't
explain the pseudo logic...

I opened the xapp290 assemble stage ngd file in floorplanner, and like
you said there's the pseudo logic... I had noticed that when I first
went through it a few months back, but then forgot all about it...

It is reassuring to know that your design works, which of course is the
litmus test... I think I will do away with the regs and go on without
them, and hopefully it will work, and I believe it will...

Thanks again for a reassuring reply... I think I can uncross my fingers
now ... ;) ...

Other Questions: What board/fpga-rom combination did you use? How did
you perform the actual reconfiguration? Did JBits play a role or not?
etc...

Thanks...

Sincerely,
Umar
-- 
  Umar Mushtaq
  misfit_05@fastmail.fm

___________________________
partial-reconfig mailing list
partial-reconfig@itee.uq.edu.au
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/partial-reconfig/