Re: [partial-reconfig] Bus macro in VHDL

[javier.castillo@xxxxxxx]

Hi,

  What I want to do is a bus macro as in the post you link. But instead of
develop it completely using fpga editor I want to instantiate the components
and the nets in VHDL to make the process easier.
At this moment using the code below and fighting with fpga editor I sucessfully
create a one line bus macro. The idea is to extend to a bus macro similar to
Jens Thorvinger(I dont know if it is well written :)) one, that means, one
fixed part and more than one reconfigurable. That is because I want to hear
experiences from other people designing bus macros with TBUF in VHDL.

Regards

Javier



>Hi, Javier,

>Have you already built your own bus macro(nmc file)? I am not sure how to build
>a bus macro directly in VHDL.
>Cause in VHDL, you only need to add a "bus macro" macro, in ngdbuild step, your
>"bus macro" will be used.

>The following maybe helpful.
>http://www.itee.uq.edu.au/~listarch/partial-reconfig/archive/2005/08/msg00018.html

>Cheers,
>yilu

>Quoting javier.castillo@xxxxxxx:

> Hello,
>
>    I am trying to develop a bus macro in VHDL based on BUFT for a
> Virtex2 FPGA.
> The first attemp was to do a simple one line macro like the one below.
> I have many problems. I can´t include an output port attached to the
> two outputs of the tristates because the sinthesizer gives me an error
> so I connect a line between the two outputs and try to add the output
> using fpga_editor.
> The line is not routed and when trying to route it the fpga_editor crash.
>
> Has anybody some experience in this topic and can help me?
>
> Regards
>
> Javier Castillo
>
>
> library IEEE;
> use IEEE.STD_LOGIC_1164.ALL;
> use IEEE.STD_LOGIC_ARITH.ALL;
> use IEEE.STD_LOGIC_UNSIGNED.ALL;
>
> library UNISIM;
> use UNISIM.VComponents.all;
>
> entity bm_xc2v_2modules is
>     Port ( RI: in std_logic;
> 	  RT: in std_logic;
> 	  LI: in std_logic;
> 	  LT: in std_logic
>          );
> end bm_xc2v_2modules;
>
> architecture macro of bm_xc2v_2modules is
>
> attribute loc : string;
> attribute loc of tbuf_1 : label is "TBUF_X62Y126"; attribute loc of
> tbuf_0 : label is "TBUF_X66Y126";
>
> signal TBUF : std_logic;
>
> begin
>
> tbuf_0 : BUFT port map(I=>LI,O=>TBUF,T=>LT);
> tbuf_1 : BUFT port map(I=>RI,O=>TBUF,T=>RT);
>
>
> end architecture;
>
> ___________________________
> partial-reconfig mailing list
> partial-reconfig@xxxxxxxxxxxxxx
> Mailing List Archive :
> http://www.itee.uq.edu.au/~listarch/partial-reconfig/
>



___________________________
partial-reconfig mailing list
partial-reconfig@xxxxxxxxxxxxxx
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/partial-recon

___________________________
partial-reconfig mailing list
partial-reconfig@xxxxxxxxxxxxxx
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/partial-reconfig/