Re: [partial-reconfig] Bus macro in VHDL

[javier.castillo@xxxxxxx]

>We avoid using TBUF based BMs, since you cannot ensure the signal within  the
>reconfig area during reconfiguration. Therefore it is better to use LUT based
BMs. >Keep in mind, a Virtex4 has not TBUFs.

>Bye Tom

Yes, I am agree. But I have on doubt maybe you can resolve, I have been
evaluating the possibility of develop the BM for Virtex2 using LUTs, but I dont
know if it is possible to create a BM that connects a fixed area with two
reconfigurable areas using LUTs. Think that the data_out bus of the
reconfigurable areas should be shared and the use of tribufs is perfect for it.
With LUTs we should implement a multiplexor controled by the strobe lines to
control multiples reconfigurable areas accesing the same line.
Even more. The LUTs based macro we've seen and we've develop dont use the long
lines of the FPGA so they only can connect two adyacent modules.
In brief for a application with more than one reconfigurable area the BM based
in LUTs must implement a mux inside it and has to connect to the long lines of
the FPGA.
Do you think it could be done?

Javier

___________________________
partial-reconfig mailing list
partial-reconfig@xxxxxxxxxxxxxx
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/partial-reconfig/