[partial-reconfig] Simulation of FPGA architectures

[Manuel Gericota <mgg@xxxxxxxxxxx>]

Hi,

I'm studying alternative architectures for FPGAs able to improve the 
performance of various applications.

I'm looking for a tool able to read a description of an FPGA 
architecture, to read a circuit description file, to place and route it 
in 'my' FPGA and that let me simulate its behaviour after that.

Until now, I was only able to find an academic package called VPR and 
T-VPACK.

Does any one knows about any other alternatives, including commercial 
ones? Or any suggestions about how to do it ?

Thanks.

Regards,

Manuel

--
Manuel G. Gericota
-----------------
Instituto Superior de Engenharia do Porto
Departamento de Engenharia Electrotecnica
Rua Dr. Antonio Bernardino de Almeida
4200-072 PORTO
PORTUGAL
Tel: (351) 22 83 40 532  Fax: (351) 22 83 21 159
Webpage: http://www.dee.isep.ipp.pt/~mgg
-----------------

"Todas as recordações são rastos de lágrimas"
do filme "2046"

___________________________
partial-reconfig mailing list
partial-reconfig@xxxxxxxxxxxxxx
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/partial-reconfig/