[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[partial-reconfig] About bus macro in virtex 4
Hello everyone,
I am confused with silce based macros, what i know is that they can be implemented in fpga_editor with 2 slices.
The quesions are: 1) which slices should i choose? 2) how are they conducted? from which pins of slice1 to which in slice2?
thanks
Perry