[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [partial-reconfig] FPGA Multitasking
- To: partial-reconfig@xxxxxxxxxxxxxx
- Subject: Re: [partial-reconfig] FPGA Multitasking
- From: "Heng Tan" <tanheng78@xxxxxxxxx>
- Date: Thu, 9 Aug 2007 13:02:50 -0400
- Dkim-signature: a=rsa-sha1; c=relaxed/relaxed; d=gmail.com; s=beta; h=domainkey-signature:received:received:message-id:date:from:to:subject:in-reply-to:mime-version:content-type:content-transfer-encoding:content-disposition:references; b=UZW7w/x2p5B9Bu/x6eBWCY1B+Lhzk+WrHfG0ChUzNatmsCgl23mh6fRIVNlB3oRVBfgZy5uIwXlz14cAWEQvVFkxWKMKSG00V8crw7tCbzMbi//9ORpmpyVZZkFYNhJd3S6L4olo4dYGwqucIpD5wWls4+Sfcb+OX+XKNZ5Hses=
- Domainkey-signature: a=rsa-sha1; c=nofws; d=gmail.com; s=beta; h=received:message-id:date:from:to:subject:in-reply-to:mime-version:content-type:content-transfer-encoding:content-disposition:references; b=U20BW8bepu/f7tP/+9O22Zk4IxXmsbvmdzPuU3J/5Po+pCahy+WGn/Tz3o40jXinY7peks+oEvLbxJbEDd0GZa54W487DuyWu3hmIH3Qm+14aHAMO8QfH/2uibbUXsrKmUD7CxT2cBalkdmGRlwGg+tEo4uAUjs0JN+4OVAA2aI=
- In-reply-to: <20070809110030.J87980@xxxxxxxxxxxxxxxxxxxx>
- References: <46BA68C0.90705@xxxxxxxxx> <20070809110030.J87980@xxxxxxxxxxxxxxxxxxxx>
- Reply-to: partial-reconfig@xxxxxxxxxxxxxx
- Sender: owner-partial-reconfig@xxxxxxxxxxxxxx
Thank you for point that out.
The aforementioned paragraph has been revised to the following for
both online and in-print (proof copy modification):
"Currently multiple vendors offer devices with various partial
reconfiguration abilities including Altera, Atmel, Lattice, and
Xilinx. The partial reconfiguration capability from Altera includes
certain components such as the divider of the its Phase Locked Loop
[41]. The AT40K family from Atmel demonstrates some general partial
reconfiguration performance with literature describing a 50K maximum
gate-equivalent capacity [42]. In this paper, Xilinx FPGAs, which
provide multi-million gate-equivalent capacity and partial
reconfiguration support, are selected to design and prototype our
architecture. They are one of the widely used commercial devices for
partial reconfiguration. At the same time, due to the intrinsic
advantage of MRRA's layered design, the approach can be more readily
ported to other vendor's platforms whenever the fundamental hardware
requirements for partial reconfiguration are met."
Additionally, we reference in other publications the STARS project
which uses partial reconfiguration on ORCA devices.
-Heng
On 8/9/07, Colin Paul Gloster <Colin_Paul_Gloster@xxxxxxx> wrote:
> On Thu, 9 Aug 2007, Guillaume FORTAINE wrote:
>
> |-------------------------------------------------------------------------------|
> |"Misters," |
> |-------------------------------------------------------------------------------|
>
> Messrs, and perhaps boys and/or females as well,
>
> |-------------------------------------------------------------------------------|
> |"[..] |
> | |
> | |
> |I have just created a topic dedicated to FPGA Multitasking for the first Linux |
> |distro with Open Source FPGA support. |
> | |
> |http://openflightlinux.org/helpforum/index.php?topic=45.0 |
> | |
> |It could be interesting to join our efforts together to include this stuff into|
> |OpenFlightLinux FPGA : |
> |[From a webpage fpr Prof. Platzner:] |
> |"We will add a layer of abstraction to current design methodologies for |
> |reconfigurable systems by developing an operating system that manages the |
> |partial reconfigurable system ressources. The operating system will raise the |
> |design productivity and flexibility to a level currently achieved only for |
> |processor-based systems. " |
> | |
> | |
> |I look forward to your comments, |
> | |
> |Best Regards, |
> | |
> | Guillaume FORTAINE" |
> |-------------------------------------------------------------------------------|
>
> In what way is or shall the "productivity and flexibility" be at "a
> level currently achieved only for processor-based systems" which had
> not already been provided for partially reconfigurable FPGAs by RealFast (
> WWW.RealFast.Se/rfipp/docs/articles/academic/1/0444.pdf
> )?
>
>
> Guillaume FORTAINE forwarded on in a message timestamped August 07, 2007,
> 11:50:59 AM on
> HTTP://OpenFlightLinux.org/helpforum/index.php?PHPSESSID=ad99d11f8f12a0e0147286d882f2d1f9&topic=45.0;prev_next=next#new
> :"[..]
>
> Currently only three FPGA vendors - Altera, Atmel, and
> Xilinx
> provide
> devices
> with
> partial
> reconfiguration
> ability.
> [..]"
> reproduced from
> WWW.CAL.UCF.edu/journal/j_heng_demara_tvlsi_06.pdf
> timestamped 2nd June 2007 but
> WWW.LatticeSemi.com/lit/docs/datasheets/fpga/ds03-174ncip.pdf
> contains:
> "Data Sheet
> May, 2006
> [..]
> Partial Reconfiguration
> All ORCA device families have been designed to allow
> a partial reconfiguration of the FPGA at any time. [..]"
>
> Why is this?
>
> Regards,
> Nicholas Caileán Paul Gloster
___________________________
partial-reconfig mailing list
partial-reconfig@xxxxxxxxxxxxxx
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/partial-reconfig/