[partial-reconfig] Black Box Problem in PlanAhead8.2.2

To: <partial-reconfig@xxxxxxxxxxxxxx>

Subject: [partial-reconfig] Black Box Problem in PlanAhead8.2.2

From: "#LUO JIANWEN#" <robin_ljw@xxxxxxxxxxxxxxxx>

Date: Thu, 13 Sep 2007 12:10:56 +0800

In-reply-to: <460a140b0709121837n5aa696e0vf0b194a9f5f028ed@xxxxxxxxxxxxxx>

Reply-to: partial-reconfig@xxxxxxxxxxxxxx

Sender: owner-partial-reconfig@xxxxxxxxxxxxxx

Thread-index: Acf1qw0+LsZAvv9GRZ29zkGu2sFpsAABYZlQ

Thread-topic: Black Box Problem in PlanAhead8.2.2

Hi all,

I have using PlanAhead8.2.2 for partial reconfiguration with Virtex-II 4000 device. The base module is generated by EDK 8.2 with microblaze, pci, gpio, etc. The base module design is then exported to ISE8.2 and all the DCM and clock buffers have been extracted to the top module instantiation manually. After including the base module .ngc file, PlanAhead can not resolve the netlist generated by EDK with warning given:

WARN: [HD-EDIFIN 0] Could not resolve black box ‘system_o_wrapper’ defined in file ‘top.edf’

The base module is instantiated as black box in the top module. All the peripherals generated by EDK are also instantiated as black box when generating base module netlist. The peripherals .ngc files are in the same fold as base module .ngc file. So I guess PlanAhead may not be able to unwrap modules which are created by black box.

Any one have any ideas how to unpack the black box generated by EDK tool in PlanAhead? Thanks a lot.

Regards,

Luo Jianwen