[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [partial-reconfig] CRC-Error when writing partial bitstreams to ICAP



I would suggest disabling the CRC check. The V4 user guide will give you the details (ug071). If you disable the CRC check then you won't have to worry about actually calculating it yourself. However if you would like to compute the CRC the formula is also given in this user guide.
Let me know how it goes.
Brian

On 10/10/07, Andreas Hofmann <ahofmann@xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx > wrote:
Hello,

I'm currently porting the audio_design example from Xilinx to the ML405
board without much success. I have followed the PR_V4_app_note.pdf as
closely as possible targeting the Virtex4FX20/ML405 instead of the
original LX25 device. As I'm still waiting for the new ISE/EDK software
version to arrive, I'm using ISE/EDK 8.1_PR8 with hwicap 1.10.a taken
from the EDK 9.1.02 Service Pack.

A static implementation of the design works ok. But I have had no
success with reconfiguration.

The dynamic reconfigurable full bitstream works but when writing the
partial bitstreams that I have created to the device a CRC error occurs
and therefore no reconfiguration takes place. When writing the partial
bitstreams to the device using iMPACT the FPGA does a proper
reconfiguration.

Reading the IDCODE of the device and the STAT register via the ICAP
succeeds.

What can I do to investigate this further?

Best regards,

Andreas

--
Dipl.-Informatiker Andreas Hofmann

Johann Wolfgang Goethe-University Frankfurt am Main

Faculty of Computer Science and Mathematics
Department of Computer Science
Computer Engineering Chair

Robert-Mayer-Straße 11-15
D-60325 Frankfurt am Main

Tel.: +49 69 798-28252
Fax : +49 69 798-22351
___________________________
partial-reconfig mailing list
partial-reconfig@xxxxxxxxxxxxxx
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/partial-reconfig/