Re: [partial-reconfig] Partial reconfiguration on ML40X board

Subject: Re: [partial-reconfig] Partial reconfiguration on ML40X board

From: "Elisa Giani" <ely78max@xxxxxxxxx>

Date: Tue, 13 Nov 2007 12:22:34 +0100

Dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=beta; h=domainkey-signature:received:received:message-id:date:from:to:subject:in-reply-to:mime-version:content-type:references; bh=QY3Jn6aOhm/FLftcMyLQRmtH2a451OsSSIV3O4qzULA=; b=Ymby4AwzKnElfbJSDBgzEaC5mFfCe1LbGxP8q8YlLVyqCxVnMXNFt570HUpnqVH7mypO8thacEbjF3bo54/5kVBvwfPoEhWy05K2c9ymatcyhWkW+xJrSNri4PktcsIc3A7hYKgFmSWWFAzRaSQq57iQagjXYs4PHFaI69fxc8w=

Domainkey-signature: a=rsa-sha1; c=nofws; d=gmail.com; s=beta; h=received:message-id:date:from:to:subject:in-reply-to:mime-version:content-type:references; b=qJ2A7z+r0V6y1wJiSuZex8vU/fb82eVe4h9Viepx3zAvSPZdzkwBQj7CH6dnEwmdgWvUo6lhHh+hchUGOSHa5vQ5gZMQFSwvjxkFjUnJXQTXRJg5LcA0hgzwFfYQIQMlEcTKiXyRExxsw6Q2kRmLPXFlfIR8Jl8z47XVW2qX1Ac=

In-reply-to: <44f5f4400711050910t36f965edqc0c5e3709ffaaec6@xxxxxxxxxxxxxx>

References: <44f5f4400711050910t36f965edqc0c5e3709ffaaec6@xxxxxxxxxxxxxx>

Reply-to: partial-reconfig@xxxxxxxxxxxxxx

Sender: owner-partial-reconfig@xxxxxxxxxxxxxx

Hi Guido,

iMPACTt must be set on JTAG and the cable must be connected to the PC4 connector.

It could be J3, but in this momnet I cannot check it.

If you download the bitstream trough Jtag cable, neither of the Switch 12's configurations that you has mentioned is right: your configuration mode is JTAG-cable.

If there aren't any other solution Switch 12'configuration could be indifferent, because usually jtag cable take complete control of FPGA's configuration interface when enabled.

Regards
Ely

2007/11/5, Guido Vagliasindi <gvaglia@xxxxxxxxx>:

Dear all,
I tried to find this information in the previous posts but without success.

It is my first attempt of partial reconfiguration on Virtex-4 and my first experience with ML402 board so I hope that my question is not so silly.

In order to perform a partial reconfiguration using impact which configuration mode should I use (Master, slave, JTAG)?

Do I have to connect the USB cable programmer to the JTAG port or to the pins on the J3 connector?

The Switch 12, the one that permits to switch among CPLD Flash, PLAT Flash, SYS ACE in what position should be placed?

Thanks to everybody

Guido