[partial-reconfig] on Xilinx's PR reference design

[Alonzo Vera <alonzo@xxxxxxxxxxx>]

Hello all,
I am new on this list. I've seen posts referring to Xilinx's reference 
design on the ML401 (the only reference design using EDK and PlanAhead 
that I know about). I have the same issues that many people have 
reported here: looks like the software/drivers provided are not working 
they way they should.
I've seen a post by Mati Nahshon offering an updated version of the 
software, but I'm not sure if it was ever posted online somewhere. Could 
somebody (Mati, are still on the list?) refer me to it please?
Thank you in advance,
Alonzo.

--
Alonzo Vera


___________________________
partial-reconfig mailing list
partial-reconfig@xxxxxxxxxxxxxx
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/partial-reconfig/